US6825698B2
(en)
|
2001-08-29 |
2004-11-30 |
Altera Corporation |
Programmable high speed I/O interface
|
US5367208A
(en)
|
1986-09-19 |
1994-11-22 |
Actel Corporation |
Reconfigurable programmable interconnect architecture
|
US5477165A
(en)
*
|
1986-09-19 |
1995-12-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
US5451887A
(en)
*
|
1986-09-19 |
1995-09-19 |
Actel Corporation |
Programmable logic module and architecture for field programmable gate array device
|
US5489857A
(en)
*
|
1992-08-03 |
1996-02-06 |
Advanced Micro Devices, Inc. |
Flexible synchronous/asynchronous cell structure for a high density programmable logic device
|
US5457409A
(en)
*
|
1992-08-03 |
1995-10-10 |
Advanced Micro Devices, Inc. |
Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices
|
US5644496A
(en)
*
|
1989-08-15 |
1997-07-01 |
Advanced Micro Devices, Inc. |
Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
|
US6759870B2
(en)
|
1991-09-03 |
2004-07-06 |
Altera Corporation |
Programmable logic array integrated circuits
|
US20020130681A1
(en)
|
1991-09-03 |
2002-09-19 |
Cliff Richard G. |
Programmable logic array integrated circuits
|
US5260610A
(en)
*
|
1991-09-03 |
1993-11-09 |
Altera Corporation |
Programmable logic element interconnections for programmable logic array integrated circuits
|
US5550782A
(en)
*
|
1991-09-03 |
1996-08-27 |
Altera Corporation |
Programmable logic array integrated circuits
|
US5274581A
(en)
|
1992-05-08 |
1993-12-28 |
Altera Corporation |
Look up table implementation of fast carry for adders and counters
|
US5646547A
(en)
*
|
1994-04-28 |
1997-07-08 |
Xilinx, Inc. |
Logic cell which can be configured as a latch without static one's problem
|
DE69304471T2
(de)
*
|
1992-08-03 |
1997-03-20 |
Advanced Micro Devices Inc |
Programmierbare logische Vorrichtung
|
US5649163A
(en)
*
|
1992-10-29 |
1997-07-15 |
Altera Corporation |
Method of programming an asynchronous load storage device using a representation of a clear/preset storage device
|
GB9223226D0
(en)
|
1992-11-05 |
1992-12-16 |
Algotronix Ltd |
Improved configurable cellular array (cal ii)
|
US5434514A
(en)
*
|
1992-11-19 |
1995-07-18 |
Altera Corporation |
Programmable logic devices with spare circuits for replacement of defects
|
US5357153A
(en)
*
|
1993-01-28 |
1994-10-18 |
Xilinx, Inc. |
Macrocell with product-term cascade and improved flip flop utilization
|
JPH06276086A
(ja)
*
|
1993-03-18 |
1994-09-30 |
Fuji Xerox Co Ltd |
フィールドプログラマブルゲートアレイ
|
US5483178A
(en)
*
|
1993-03-29 |
1996-01-09 |
Altera Corporation |
Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
|
US5473266A
(en)
*
|
1993-04-19 |
1995-12-05 |
Altera Corporation |
Programmable logic device having fast programmable logic array blocks and a central global interconnect array
|
US5399922A
(en)
*
|
1993-07-02 |
1995-03-21 |
Altera Corporation |
Macrocell comprised of two look-up tables and two flip-flops
|
US5444394A
(en)
*
|
1993-07-08 |
1995-08-22 |
Altera Corporation |
PLD with selective inputs from local and global conductors
|
US5457410A
(en)
*
|
1993-08-03 |
1995-10-10 |
Btr, Inc. |
Architecture and interconnect scheme for programmable logic circuits
|
US6462578B2
(en)
|
1993-08-03 |
2002-10-08 |
Btr, Inc. |
Architecture and interconnect scheme for programmable logic circuits
|
US5386156A
(en)
*
|
1993-08-27 |
1995-01-31 |
At&T Corp. |
Programmable function unit with programmable fast ripple logic
|
US6288570B1
(en)
|
1993-09-02 |
2001-09-11 |
Xilinx, Inc. |
Logic structure and circuit for fast carry
|
US5629886A
(en)
*
|
1993-09-02 |
1997-05-13 |
Xilinx, Inc. |
Method and structure for providing fast propagation of a carry signal in a field programmable gate array
|
US5481206A
(en)
*
|
1993-09-02 |
1996-01-02 |
Xilinx, Inc. |
Circuit for fast carry and logic
|
US5349250A
(en)
*
|
1993-09-02 |
1994-09-20 |
Xilinx, Inc. |
Logic structure and circuit for fast carry
|
US6154053A
(en)
*
|
1993-09-02 |
2000-11-28 |
Xilinx, Inc. |
Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch
|
US5898319A
(en)
*
|
1993-09-02 |
1999-04-27 |
Xilinx, Inc. |
Method and structure for providing fast conditional sum in a field programmable gate array
|
US5546018A
(en)
*
|
1993-09-02 |
1996-08-13 |
Xilinx, Inc. |
Fast carry structure with synchronous input
|
US5563592A
(en)
*
|
1993-11-22 |
1996-10-08 |
Altera Corporation |
Programmable logic device having a compressed configuration file and associated decompression
|
US5455525A
(en)
*
|
1993-12-06 |
1995-10-03 |
Intelligent Logic Systems, Inc. |
Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array
|
US5742179A
(en)
*
|
1994-01-27 |
1998-04-21 |
Dyna Logic Corporation |
High speed programmable logic architecture
|
JP3547446B2
(ja)
*
|
1994-02-15 |
2004-07-28 |
ジリンクス,インコーポレーテッド |
フィールドプログラマブルゲートアレーのタイル型構造
|
US5550843A
(en)
*
|
1994-04-01 |
1996-08-27 |
Xilinx, Inc. |
Programmable scan chain testing structure and method
|
US5781756A
(en)
*
|
1994-04-01 |
1998-07-14 |
Xilinx, Inc. |
Programmable logic device with partially configurable memory cells and a method for configuration
|
US5430687A
(en)
*
|
1994-04-01 |
1995-07-04 |
Xilinx, Inc. |
Programmable logic device including a parallel input device for loading memory cells
|
US5453706A
(en)
*
|
1994-04-01 |
1995-09-26 |
Xilinx, Inc. |
Field programmable gate array providing contention free configuration and reconfiguration
|
US5682107A
(en)
*
|
1994-04-01 |
1997-10-28 |
Xilinx, Inc. |
FPGA architecture with repeatable tiles including routing matrices and logic matrices
|
US5504439A
(en)
*
|
1994-04-01 |
1996-04-02 |
Xilinx, Inc. |
I/O interface cell for use with optional pad
|
US6181162B1
(en)
|
1994-04-10 |
2001-01-30 |
Altera Corporation |
Programmable logic device with highly routable interconnect
|
US6294928B1
(en)
|
1996-04-05 |
2001-09-25 |
Altera Corporation |
Programmable logic device with highly routable interconnect
|
CN1086815C
(zh)
*
|
1994-05-04 |
2002-06-26 |
爱特梅尔股份有限公司 |
带有区域和通用信号线路的可编程逻辑装置
|
USRE38651E1
(en)
*
|
1994-05-18 |
2004-11-09 |
Altera Corporation |
Variable depth and width memory device
|
US5689195A
(en)
*
|
1995-05-17 |
1997-11-18 |
Altera Corporation |
Programmable logic array integrated circuit devices
|
US5689686A
(en)
*
|
1994-07-29 |
1997-11-18 |
Cypress Semiconductor Corp. |
Methods for maximizing routability in a programmable interconnect matrix having less than full connectability
|
US5606276A
(en)
*
|
1994-10-05 |
1997-02-25 |
Altera Corporation |
Method and apparatus for creating a large delay in a pulse in a layout efficient manner
|
US5450022A
(en)
*
|
1994-10-07 |
1995-09-12 |
Xilinx Inc. |
Structure and method for configuration of a field programmable gate array
|
US5815726A
(en)
*
|
1994-11-04 |
1998-09-29 |
Altera Corporation |
Coarse-grained look-up table architecture
|
US5815003A
(en)
*
|
1994-11-04 |
1998-09-29 |
Altera Corporation |
Programmable logic integrated circuits with partitioned logic element using shared lab-wide signals
|
US5525917A
(en)
*
|
1994-12-16 |
1996-06-11 |
Altera Corporation |
Sense amplifier with feedback and stabilization
|
US5850365A
(en)
*
|
1994-12-16 |
1998-12-15 |
Altera Corporation |
Sense amplifier with individually optimized high and low power modes
|
GB2297409B
(en)
*
|
1995-01-27 |
1998-08-19 |
Altera Corp |
Programmable logic devices
|
US5537057A
(en)
*
|
1995-02-14 |
1996-07-16 |
Altera Corporation |
Programmable logic array device with grouped logic regions and three types of conductors
|
US6049223A
(en)
|
1995-03-22 |
2000-04-11 |
Altera Corporation |
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
|
US5541530A
(en)
*
|
1995-05-17 |
1996-07-30 |
Altera Corporation |
Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks
|
US5900743A
(en)
*
|
1995-05-17 |
1999-05-04 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5963049A
(en)
*
|
1995-05-17 |
1999-10-05 |
Altera Corporation |
Programmable logic array integrated circuit architectures
|
US5614840A
(en)
*
|
1995-05-17 |
1997-03-25 |
Altera Corporation |
Programmable logic array integrated circuits with segmented, selectively connectable, long interconnection conductors
|
US5909126A
(en)
|
1995-05-17 |
1999-06-01 |
Altera Corporation |
Programmable logic array integrated circuit devices with interleaved logic array blocks
|
GB2300946B
(en)
*
|
1995-05-17 |
1999-10-20 |
Altera Corp |
Tri-statable input/output circuitry for programmable logic
|
US5592106A
(en)
*
|
1995-05-17 |
1997-01-07 |
Altera Corporation |
Programmable logic array integrated circuits with interconnection conductors of overlapping extent
|
US5543730A
(en)
*
|
1995-05-17 |
1996-08-06 |
Altera Corporation |
Techniques for programming programmable logic array devices
|
US5543732A
(en)
*
|
1995-05-17 |
1996-08-06 |
Altera Corporation |
Programmable logic array devices with interconnect lines of various lengths
|
US5969539A
(en)
*
|
1995-05-26 |
1999-10-19 |
Xilinx, Inc. |
Product term exporting mechanism and method improvement in an EPLD having high speed product term allocation structure
|
US5563529A
(en)
*
|
1995-05-26 |
1996-10-08 |
Xilinx, Inc. |
High speed product term allocation structure supporting logic iteration after committing device pin locations
|
US5521529A
(en)
*
|
1995-06-02 |
1996-05-28 |
Advanced Micro Devices, Inc. |
Very high-density complex programmable logic devices with a multi-tiered hierarchical switch matrix and optimized flexible logic allocation
|
US5818254A
(en)
*
|
1995-06-02 |
1998-10-06 |
Advanced Micro Devices, Inc. |
Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices
|
US5631578A
(en)
*
|
1995-06-02 |
1997-05-20 |
International Business Machines Corporation |
Programmable array interconnect network
|
US5652529A
(en)
*
|
1995-06-02 |
1997-07-29 |
International Business Machines Corporation |
Programmable array clock/reset resource
|
US6028446A
(en)
*
|
1995-06-06 |
2000-02-22 |
Advanced Micro Devices, Inc. |
Flexible synchronous and asynchronous circuits for a very high density programmable logic device
|
US5659717A
(en)
*
|
1995-07-31 |
1997-08-19 |
Altera Corporation |
Methods for partitioning circuits in order to allocate elements among multiple circuit groups
|
US5581501A
(en)
*
|
1995-08-17 |
1996-12-03 |
Altera Corporation |
Nonvolatile SRAM cells and cell arrays
|
US5565793A
(en)
*
|
1995-08-22 |
1996-10-15 |
Altera Corporation |
Programmable logic array integrated circuit devices with regions of enhanced interconnectivity
|
US5764080A
(en)
*
|
1995-08-24 |
1998-06-09 |
Altera Corporation |
Input/output interface circuitry for programmable logic array integrated circuit devices
|
US5631576A
(en)
*
|
1995-09-01 |
1997-05-20 |
Altera Corporation |
Programmable logic array integrated circuit devices with flexible carry chains
|
US5821773A
(en)
*
|
1995-09-06 |
1998-10-13 |
Altera Corporation |
Look-up table based logic element with complete permutability of the inputs to the secondary signals
|
US5729495A
(en)
*
|
1995-09-29 |
1998-03-17 |
Altera Corporation |
Dynamic nonvolatile memory cell
|
GB2305759A
(en)
*
|
1995-09-30 |
1997-04-16 |
Pilkington Micro Electronics |
Semi-conductor integrated circuit
|
US5970255A
(en)
|
1995-10-16 |
1999-10-19 |
Altera Corporation |
System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
|
US5744991A
(en)
*
|
1995-10-16 |
1998-04-28 |
Altera Corporation |
System for distributing clocks using a delay lock loop in a programmable logic circuit
|
US6173245B1
(en)
|
1995-10-18 |
2001-01-09 |
Altera Corporation |
Programmable logic array device design using parameterized logic modules
|
US5592102A
(en)
*
|
1995-10-19 |
1997-01-07 |
Altera Corporation |
Means and apparatus to minimize the effects of silicon processing defects in programmable logic devices
|
US5670895A
(en)
*
|
1995-10-19 |
1997-09-23 |
Altera Corporation |
Routing connections for programmable logic array integrated circuits
|
US5675262A
(en)
*
|
1995-10-26 |
1997-10-07 |
Xilinx, Inc. |
Fast carry-out scheme in a field programmable gate array
|
US5793246A
(en)
|
1995-11-08 |
1998-08-11 |
Altera Corporation |
High voltage pump scheme incorporating an overlapping clock
|
US5672985A
(en)
*
|
1995-12-18 |
1997-09-30 |
Altera Corporation |
Programmable logic array integrated circuits with carry and/or cascade rings
|
US5767734A
(en)
*
|
1995-12-21 |
1998-06-16 |
Altera Corporation |
High-voltage pump with initiation scheme
|
US6882177B1
(en)
|
1996-01-10 |
2005-04-19 |
Altera Corporation |
Tristate structures for programmable logic devices
|
US5894228A
(en)
*
|
1996-01-10 |
1999-04-13 |
Altera Corporation |
Tristate structures for programmable logic devices
|
US5691653A
(en)
*
|
1996-01-16 |
1997-11-25 |
Altera Corporation |
Product term based programmable logic array devices with reduced control memory requirements
|
US5744980A
(en)
*
|
1996-02-16 |
1998-04-28 |
Actel Corporation |
Flexible, high-performance static RAM architecture for field-programmable gate arrays
|
US5787009A
(en)
*
|
1996-02-20 |
1998-07-28 |
Altera Corporation |
Methods for allocating circuit design portions among physical circuit portions
|
US5764079A
(en)
*
|
1996-03-11 |
1998-06-09 |
Altera Corporation |
Sample and load scheme for observability of internal nodes in a PLD
|
US5768372A
(en)
*
|
1996-03-13 |
1998-06-16 |
Altera Corporation |
Method and apparatus for securing programming data of a programmable logic device
|
US6005806A
(en)
|
1996-03-14 |
1999-12-21 |
Altera Corporation |
Nonvolatile configuration cells and cell arrays
|
US5875112A
(en)
*
|
1996-03-20 |
1999-02-23 |
Altera Corporation |
Methods for implementing circuit designs in physical circuits
|
US5694058A
(en)
*
|
1996-03-20 |
1997-12-02 |
Altera Corporation |
Programmable logic array integrated circuits with improved interconnection conductor utilization
|
US6570404B1
(en)
*
|
1996-03-29 |
2003-05-27 |
Altera Corporation |
High-performance programmable logic architecture
|
US5872463A
(en)
*
|
1996-04-04 |
1999-02-16 |
Altera Corporation |
Routing in programmable logic devices using shared distributed programmable logic connectors
|
US5835998A
(en)
*
|
1996-04-04 |
1998-11-10 |
Altera Corporation |
Logic cell for programmable logic devices
|
US5869979A
(en)
*
|
1996-04-05 |
1999-02-09 |
Altera Corporation |
Technique for preconditioning I/Os during reconfiguration
|
US5986465A
(en)
|
1996-04-09 |
1999-11-16 |
Altera Corporation |
Programmable logic integrated circuit architecture incorporating a global shareable expander
|
US6107822A
(en)
|
1996-04-09 |
2000-08-22 |
Altera Corporation |
Logic element for a programmable logic integrated circuit
|
US5939790A
(en)
*
|
1996-04-09 |
1999-08-17 |
Altera Corporation |
Integrated circuit pad structures
|
US6034540A
(en)
|
1997-04-08 |
2000-03-07 |
Altera Corporation |
Programmable logic integrated circuit architecture incorporating a lonely register
|
US5998295A
(en)
*
|
1996-04-10 |
1999-12-07 |
Altera Corporation |
Method of forming a rough region on a substrate
|
US5949710A
(en)
|
1996-04-10 |
1999-09-07 |
Altera Corporation |
Programmable interconnect junction
|
US5909375A
(en)
*
|
1996-04-10 |
1999-06-01 |
Altera Corporation |
Buffer for identification of pin contentions in circuit design and simulation
|
US5699020A
(en)
*
|
1996-04-11 |
1997-12-16 |
Altera Corporation |
Phase latched differential charge pump circuit and method
|
US5977791A
(en)
*
|
1996-04-15 |
1999-11-02 |
Altera Corporation |
Embedded memory block with FIFO mode for programmable logic device
|
US5821771A
(en)
*
|
1996-05-21 |
1998-10-13 |
Altera Corporation |
Method and apparatus for monitoring or forcing an internal node in a programmable device
|
US6212668B1
(en)
|
1996-05-28 |
2001-04-03 |
Altera Corporation |
Gain matrix for hierarchical circuit partitioning
|
US6118302A
(en)
*
|
1996-05-28 |
2000-09-12 |
Altera Corporation |
Interface for low-voltage semiconductor devices
|
US6025737A
(en)
*
|
1996-11-27 |
2000-02-15 |
Altera Corporation |
Circuitry for a low internal voltage integrated circuit
|
US6384630B2
(en)
|
1996-06-05 |
2002-05-07 |
Altera Corporation |
Techniques for programming programmable logic array devices
|
US5642082A
(en)
*
|
1996-06-20 |
1997-06-24 |
Altera Corporation |
Loop filter level detection circuit and method
|
US5838580A
(en)
*
|
1996-06-20 |
1998-11-17 |
Sun Microsystems, Inc. |
Method of optimizing repeater placement in long lines of a complex integrated circuit
|
US6009253A
(en)
*
|
1996-06-20 |
1999-12-28 |
Sun Microsystems, Inc. |
Spare repeater amplifiers for long lines on complex integrated circuits
|
US5715197A
(en)
|
1996-07-29 |
1998-02-03 |
Xilinx, Inc. |
Multiport RAM with programmable data port configuration
|
US5959891A
(en)
*
|
1996-08-16 |
1999-09-28 |
Altera Corporation |
Evaluation of memory cell characteristics
|
US5771264A
(en)
*
|
1996-08-29 |
1998-06-23 |
Altera Corporation |
Digital delay lock loop for clock signal frequency multiplication
|
US6624658B2
(en)
*
|
1999-02-04 |
2003-09-23 |
Advantage Logic, Inc. |
Method and apparatus for universal program controlled bus architecture
|
US6034547A
(en)
*
|
1996-09-04 |
2000-03-07 |
Advantage Logic, Inc. |
Method and apparatus for universal program controlled bus
|
US6018476A
(en)
*
|
1996-09-16 |
2000-01-25 |
Altera Corporation |
Nonvolatile configuration cells and cell arrays
|
US6236597B1
(en)
|
1996-09-16 |
2001-05-22 |
Altera Corporation |
Nonvolatile memory cell with multiple gate oxide thicknesses
|
US5880597A
(en)
*
|
1996-09-18 |
1999-03-09 |
Altera Corporation |
Interleaved interconnect for programmable logic array devices
|
US6301694B1
(en)
|
1996-09-25 |
2001-10-09 |
Altera Corporation |
Hierarchical circuit partitioning using sliding windows
|
US5914904A
(en)
|
1996-10-01 |
1999-06-22 |
Altera Corporation |
Compact electrically erasable memory cells and arrays
|
US6300794B1
(en)
*
|
1996-10-10 |
2001-10-09 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US5977793A
(en)
*
|
1996-10-10 |
1999-11-02 |
Altera Corporation |
Programmable logic device with hierarchical interconnection resources
|
US5999016A
(en)
*
|
1996-10-10 |
1999-12-07 |
Altera Corporation |
Architectures for programmable logic devices
|
US5883526A
(en)
*
|
1997-04-17 |
1999-03-16 |
Altera Corporation |
Hierarchical interconnect for programmable logic devices
|
US5942914A
(en)
*
|
1996-10-25 |
1999-08-24 |
Altera Corporation |
PLD with split multiplexed inputs from global conductors
|
US5909450A
(en)
|
1996-11-15 |
1999-06-01 |
Altera Corporation |
Tool to reconfigure pin connections between a dut and a tester
|
US6005410A
(en)
*
|
1996-12-05 |
1999-12-21 |
International Business Machines Corporation |
Interconnect structure between heterogeneous core regions in a programmable array
|
US6091258A
(en)
*
|
1997-02-05 |
2000-07-18 |
Altera Corporation |
Redundancy circuitry for logic circuits
|
US6034536A
(en)
*
|
1997-02-05 |
2000-03-07 |
Altera Corporation |
Redundancy circuitry for logic circuits
|
US7148722B1
(en)
|
1997-02-20 |
2006-12-12 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5982195A
(en)
*
|
1997-02-20 |
1999-11-09 |
Altera Corporation |
Programmable logic device architectures
|
US5999015A
(en)
*
|
1997-02-20 |
1999-12-07 |
Altera Corporation |
Logic region resources for programmable logic devices
|
US6127844A
(en)
|
1997-02-20 |
2000-10-03 |
Altera Corporation |
PCI-compatible programmable logic devices
|
US5942913A
(en)
*
|
1997-03-20 |
1999-08-24 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines
|
US6201410B1
(en)
|
1997-02-26 |
2001-03-13 |
Xilinx, Inc. |
Wide logic gate implemented in an FPGA configurable logic element
|
US5889411A
(en)
*
|
1997-02-26 |
1999-03-30 |
Xilinx, Inc. |
FPGA having logic element carry chains capable of generating wide XOR functions
|
US5963050A
(en)
|
1997-02-26 |
1999-10-05 |
Xilinx, Inc. |
Configurable logic element with fast feedback paths
|
US5914616A
(en)
*
|
1997-02-26 |
1999-06-22 |
Xilinx, Inc. |
FPGA repeatable interconnect structure with hierarchical interconnect lines
|
US5920202A
(en)
*
|
1997-02-26 |
1999-07-06 |
Xilinx, Inc. |
Configurable logic element with ability to evaluate five and six input functions
|
US6204689B1
(en)
|
1997-02-26 |
2001-03-20 |
Xilinx, Inc. |
Input/output interconnect circuit for FPGAs
|
US6184710B1
(en)
|
1997-03-20 |
2001-02-06 |
Altera Corporation |
Programmable logic array devices with enhanced interconnectivity between adjacent logic regions
|
US5847579A
(en)
*
|
1997-03-20 |
1998-12-08 |
Xilinx, Inc. |
Programmable logic array with improved interconnect structure
|
US6107854A
(en)
*
|
1997-04-18 |
2000-08-22 |
Altera Corporation |
Variable speed path circuit and method
|
DE69802927T2
(de)
*
|
1997-05-23 |
2002-08-08 |
Altera Corp A Delaware Corp Sa |
Redundanzschaltung für programmierbare logikanordnung mit verschachtelten eingangsschaltkreisen
|
US6262595B1
(en)
|
1997-06-10 |
2001-07-17 |
Altera Corporation |
High-speed programmable interconnect
|
US6020760A
(en)
*
|
1997-07-16 |
2000-02-01 |
Altera Corporation |
I/O buffer circuit with pin multiplexing
|
US6034857A
(en)
*
|
1997-07-16 |
2000-03-07 |
Altera Corporation |
Input/output buffer with overcurrent protection circuit
|
US6011744A
(en)
*
|
1997-07-16 |
2000-01-04 |
Altera Corporation |
Programmable logic device with multi-port memory
|
US6239612B1
(en)
|
1997-08-20 |
2001-05-29 |
Altera Corporation |
Programmable I/O cells with multiple drivers
|
US6097212A
(en)
*
|
1997-10-09 |
2000-08-01 |
Lattice Semiconductor Corporation |
Variable grain architecture for FPGA integrated circuits
|
US6130551A
(en)
*
|
1998-01-19 |
2000-10-10 |
Vantis Corporation |
Synthesis-friendly FPGA architecture with variable length and variable timing interconnect
|
US6130555A
(en)
*
|
1997-10-13 |
2000-10-10 |
Altera Corporation |
Driver circuitry for programmable logic devices
|
US6052327A
(en)
*
|
1997-10-14 |
2000-04-18 |
Altera Corporation |
Dual-port programmable logic device variable depth and width memory array
|
US6072332A
(en)
*
|
1997-10-14 |
2000-06-06 |
Altera Corporation |
Variable depth memories for programmable logic devices
|
US6043677A
(en)
*
|
1997-10-15 |
2000-03-28 |
Lucent Technologies Inc. |
Programmable clock manager for a programmable logic device that can implement delay-locked loop functions
|
US6049224A
(en)
*
|
1997-10-15 |
2000-04-11 |
Lucent Technologies Inc. |
Programmable logic device with logic cells having a flexible input structure
|
US6028463A
(en)
*
|
1997-10-15 |
2000-02-22 |
Lucent Technologies Inc. |
Programmable clock manager for a programmable logic device that can generate at least two different output clocks
|
US6060902A
(en)
*
|
1997-10-15 |
2000-05-09 |
Albu; Lucian R. |
Programmable clock manager for a programmable logic device that can be programmed without reconfiguring the device
|
US6288970B1
(en)
|
1997-10-16 |
2001-09-11 |
Altera Corporation |
Programmable logic device memory array circuit having combinable single-port memory arrays
|
US6191611B1
(en)
|
1997-10-16 |
2001-02-20 |
Altera Corporation |
Driver circuitry for programmable logic devices with hierarchical interconnection resources
|
US6107825A
(en)
*
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Input/output circuitry for programmable logic devices
|
US6107824A
(en)
*
|
1997-10-16 |
2000-08-22 |
Altera Corporation |
Circuitry and methods for internal interconnection of programmable logic devices
|
US6084427A
(en)
|
1998-05-19 |
2000-07-04 |
Altera Corporation |
Programmable logic devices with enhanced multiplexing capabilities
|
US6191998B1
(en)
|
1997-10-16 |
2001-02-20 |
Altera Corporation |
Programmable logic device memory array circuit having combinable single-port memory arrays
|
US6121790A
(en)
*
|
1997-10-16 |
2000-09-19 |
Altera Corporation |
Programmable logic device with enhanced multiplexing capabilities in interconnect resources
|
US6255850B1
(en)
|
1997-10-28 |
2001-07-03 |
Altera Corporation |
Integrated circuit with both clamp protection and high impedance protection from input overshoot
|
US6069490A
(en)
*
|
1997-12-02 |
2000-05-30 |
Xilinx, Inc. |
Routing architecture using a direct connect routing mesh
|
US6185724B1
(en)
|
1997-12-02 |
2001-02-06 |
Xilinx, Inc. |
Template-based simulated annealing move-set that improves FPGA architectural feature utilization
|
US6127843A
(en)
*
|
1997-12-22 |
2000-10-03 |
Vantis Corporation |
Dual port SRAM memory for run time use in FPGA integrated circuits
|
US6265926B1
(en)
|
1998-05-27 |
2001-07-24 |
Altera Corporation |
Programmable PCI overvoltage input clamp
|
US6201408B1
(en)
*
|
1998-05-30 |
2001-03-13 |
Cypress Semiconductor Corp. |
Hybrid product term and look-up table-based programmable logic device with improved speed and area efficiency
|
US6211696B1
(en)
|
1998-05-30 |
2001-04-03 |
Cypress Semiconductor Corp. |
Hybrid product term and look-up table-based programmable logic device with improved speed and area efficiency
|
US6467017B1
(en)
|
1998-06-23 |
2002-10-15 |
Altera Corporation |
Programmable logic device having embedded dual-port random access memory configurable as single-port memory
|
US6201404B1
(en)
|
1998-07-14 |
2001-03-13 |
Altera Corporation |
Programmable logic device with redundant circuitry
|
US6184707B1
(en)
|
1998-10-07 |
2001-02-06 |
Altera Corporation |
Look-up table based logic element with complete permutability of the inputs to the secondary signals
|
JP3204311B2
(ja)
*
|
1998-10-09 |
2001-09-04 |
日本電気株式会社 |
プログラマブル機能デバイス
|
US6243664B1
(en)
|
1998-10-27 |
2001-06-05 |
Cypress Semiconductor Corporation |
Methods for maximizing routability in a programmable interconnect matrix having less than full connectability
|
US6215326B1
(en)
|
1998-11-18 |
2001-04-10 |
Altera Corporation |
Programmable logic device architecture with super-regions having logic regions and a memory region
|
US6507216B1
(en)
|
1998-11-18 |
2003-01-14 |
Altera Corporation |
Efficient arrangement of interconnection resources on programmable logic devices
|
US6262933B1
(en)
|
1999-01-29 |
2001-07-17 |
Altera Corporation |
High speed programmable address decoder
|
US6407576B1
(en)
|
1999-03-04 |
2002-06-18 |
Altera Corporation |
Interconnection and input/output resources for programmable logic integrated circuit devices
|
US6271679B1
(en)
|
1999-03-24 |
2001-08-07 |
Altera Corporation |
I/O cell configuration for multiple I/O standards
|
US6486702B1
(en)
|
1999-07-02 |
2002-11-26 |
Altera Corporation |
Embedded memory blocks for programmable logic
|
US6424567B1
(en)
|
1999-07-07 |
2002-07-23 |
Philips Electronics North America Corporation |
Fast reconfigurable programmable device
|
US6426648B1
(en)
|
1999-12-30 |
2002-07-30 |
RUPP CHARLé R. |
Carry lookahead for programmable logic array
|
US6633181B1
(en)
|
1999-12-30 |
2003-10-14 |
Stretch, Inc. |
Multi-scale programmable array
|
US6657457B1
(en)
|
2000-03-15 |
2003-12-02 |
Intel Corporation |
Data transfer on reconfigurable chip
|
US6961884B1
(en)
|
2000-06-12 |
2005-11-01 |
Altera Corporation |
JTAG mirroring circuitry and methods
|
US6803785B1
(en)
|
2000-06-12 |
2004-10-12 |
Altera Corporation |
I/O circuitry shared between processor and programmable logic portions of an integrated circuit
|
US7340596B1
(en)
|
2000-06-12 |
2008-03-04 |
Altera Corporation |
Embedded processor with watchdog timer for programmable logic
|
US7484081B1
(en)
|
2000-10-10 |
2009-01-27 |
Altera Corporation |
Method and apparatus for protecting designs in SRAM-based programmable logic devices
|
US6895570B2
(en)
|
2001-05-06 |
2005-05-17 |
Altera Corporation |
System and method for optimizing routing lines in a programmable logic device
|
US6720796B1
(en)
|
2001-05-06 |
2004-04-13 |
Altera Corporation |
Multiple size memories in a programmable logic device
|
US6605962B2
(en)
|
2001-05-06 |
2003-08-12 |
Altera Corporation |
PLD architecture for flexible placement of IP function blocks
|
US6630842B1
(en)
|
2001-05-06 |
2003-10-07 |
Altera Corporation |
Routing architecture for a programmable logic device
|
US6970014B1
(en)
|
2001-05-06 |
2005-11-29 |
Altera Corporation |
Routing architecture for a programmable logic device
|
US6653862B2
(en)
|
2001-05-06 |
2003-11-25 |
Altera Corporation |
Use of dangling partial lines for interfacing in a PLD
|
US6965249B2
(en)
*
|
2001-10-15 |
2005-11-15 |
Altera Corporation |
Programmable logic device with redundant circuitry
|
US6911842B1
(en)
*
|
2002-03-01 |
2005-06-28 |
Xilinx, Inc. |
Low jitter clock for a physical media access sublayer on a field programmable gate array
|
US7424658B1
(en)
|
2002-07-01 |
2008-09-09 |
Altera Corporation |
Method and apparatus for testing integrated circuits
|
US7111110B1
(en)
|
2002-12-10 |
2006-09-19 |
Altera Corporation |
Versatile RAM for programmable logic device
|
US6798240B1
(en)
|
2003-01-24 |
2004-09-28 |
Altera Corporation |
Logic circuitry with shared lookup table
|
US6943580B2
(en)
|
2003-02-10 |
2005-09-13 |
Altera Corporation |
Fracturable lookup table and logic element
|
US7800401B1
(en)
|
2003-02-10 |
2010-09-21 |
Altera Corporation |
Fracturable lookup table and logic element
|
US6888373B2
(en)
*
|
2003-02-11 |
2005-05-03 |
Altera Corporation |
Fracturable incomplete look up table for area efficient logic elements
|
US7581081B2
(en)
|
2003-03-31 |
2009-08-25 |
Stretch, Inc. |
Systems and methods for software extensible multi-processing
|
US7590829B2
(en)
*
|
2003-03-31 |
2009-09-15 |
Stretch, Inc. |
Extension adapter
|
US7613900B2
(en)
*
|
2003-03-31 |
2009-11-03 |
Stretch, Inc. |
Systems and methods for selecting input/output configuration in an integrated circuit
|
US8001266B1
(en)
|
2003-03-31 |
2011-08-16 |
Stretch, Inc. |
Configuring a multi-processor system
|
US7000211B2
(en)
*
|
2003-03-31 |
2006-02-14 |
Stretch, Inc. |
System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
|
US7255437B2
(en)
*
|
2003-10-09 |
2007-08-14 |
Howell Thomas A |
Eyeglasses with activity monitoring
|
US7215140B1
(en)
|
2003-05-30 |
2007-05-08 |
Altera Corporation |
Programmable logic device having regions of non-repairable circuitry within an array of repairable circuitry and associated configuration hardware and method
|
US7418575B2
(en)
*
|
2003-07-29 |
2008-08-26 |
Stretch, Inc. |
Long instruction word processing with instruction extensions
|
US7373642B2
(en)
*
|
2003-07-29 |
2008-05-13 |
Stretch, Inc. |
Defining instruction extensions in a standard programming language
|
US7185035B1
(en)
|
2003-10-23 |
2007-02-27 |
Altera Corporation |
Arithmetic structures for programmable logic devices
|
US7565388B1
(en)
|
2003-11-21 |
2009-07-21 |
Altera Corporation |
Logic cell supporting addition of three binary words
|
US7207020B1
(en)
|
2004-02-09 |
2007-04-17 |
Altera Corporation |
Method and apparatus for utilizing long-path and short-path timing constraints in an electronic-design-automation tool
|
US7167022B1
(en)
|
2004-03-25 |
2007-01-23 |
Altera Corporation |
Omnibus logic element including look up table based logic elements
|
US6975139B2
(en)
*
|
2004-03-30 |
2005-12-13 |
Advantage Logic, Inc. |
Scalable non-blocking switching network for programmable logic
|
US7180324B2
(en)
|
2004-05-28 |
2007-02-20 |
Altera Corporation |
Redundancy structures and methods in a programmable logic device
|
US7460529B2
(en)
*
|
2004-07-29 |
2008-12-02 |
Advantage Logic, Inc. |
Interconnection fabric using switching networks in hierarchy
|
US7042247B1
(en)
|
2004-08-12 |
2006-05-09 |
Altera Corporation |
Programmable look-up tables with reduced leakage current
|
US8612772B1
(en)
|
2004-09-10 |
2013-12-17 |
Altera Corporation |
Security core using soft key
|
US8566616B1
(en)
|
2004-09-10 |
2013-10-22 |
Altera Corporation |
Method and apparatus for protecting designs in SRAM-based programmable logic devices and the like
|
US7277346B1
(en)
|
2004-12-14 |
2007-10-02 |
Altera Corporation |
Method and system for hard failure repairs in the field
|
US7265573B1
(en)
|
2004-12-18 |
2007-09-04 |
Altera Corporation |
Methods and structures for protecting programming data for a programmable logic device
|
US7268585B1
(en)
|
2004-12-29 |
2007-09-11 |
Actel Corporation |
System for signal routing line aggregation in a field-programmable gate array
|
US7176718B1
(en)
|
2005-01-21 |
2007-02-13 |
Altera Corporation |
Organizations of logic modules in programmable logic devices
|
US7256613B1
(en)
*
|
2005-06-24 |
2007-08-14 |
Lattice Semiconductor Corporation |
Programmable interconnect architecture for programmable logic devices
|
JP4552803B2
(ja)
*
|
2005-08-10 |
2010-09-29 |
ソニー株式会社 |
半導体集積回路
|
JP4626490B2
(ja)
*
|
2005-11-07 |
2011-02-09 |
ソニー株式会社 |
回路装置
|
US7423453B1
(en)
|
2006-01-20 |
2008-09-09 |
Advantage Logic, Inc. |
Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
|
US7619443B1
(en)
|
2006-02-16 |
2009-11-17 |
Altera Corporation |
Programmable logic device architectures and methods for implementing logic in those architectures
|
US8813021B1
(en)
|
2006-02-16 |
2014-08-19 |
Cypress Semiconductor Corporation |
Global resource conflict management for an embedded application design
|
US7701248B2
(en)
*
|
2008-04-10 |
2010-04-20 |
Silicon Storage Technology, Inc. |
Storage element for controlling a logic circuit, and a logic device having an array of such storage elements
|
US7705629B1
(en)
*
|
2008-12-03 |
2010-04-27 |
Advantage Logic, Inc. |
Permutable switching network with enhanced interconnectivity for multicasting signals
|
US7714611B1
(en)
|
2008-12-03 |
2010-05-11 |
Advantage Logic, Inc. |
Permutable switching network with enhanced multicasting signals routing for interconnection fabric
|
US7999570B2
(en)
*
|
2009-06-24 |
2011-08-16 |
Advantage Logic, Inc. |
Enhanced permutable switching network with multicasting signals for interconnection fabric
|
US7902855B1
(en)
|
2010-03-03 |
2011-03-08 |
Altera Corporation |
Repairable IO in an integrated circuit
|
US8890567B1
(en)
|
2010-09-30 |
2014-11-18 |
Altera Corporation |
High speed testing of integrated circuits including resistive elements
|
US8736299B1
(en)
|
2011-04-29 |
2014-05-27 |
Altera Corporation |
Setting security features of programmable logic devices
|
US8719957B2
(en)
|
2011-04-29 |
2014-05-06 |
Altera Corporation |
Systems and methods for detecting and mitigating programmable logic device tampering
|
US8461863B2
(en)
|
2011-04-29 |
2013-06-11 |
Altera Corporation |
Method and apparatus for securing a programmable device using a kill switch
|
US8627105B2
(en)
|
2011-04-29 |
2014-01-07 |
Altera Corporation |
Method and apparatus for securing programming data of a programmable device
|
US9236864B1
(en)
|
2012-01-17 |
2016-01-12 |
Altera Corporation |
Stacked integrated circuit with redundancy in die-to-die interconnects
|
US9166598B1
(en)
|
2012-05-08 |
2015-10-20 |
Altera Corporation |
Routing and programming for resistive switch arrays
|
US9026873B2
(en)
|
2013-07-23 |
2015-05-05 |
Altera Coporation |
Method and apparatus for securing configuration scan chains of a programmable device
|