DE69328521D1 - Inkrementaler Phasenglättungsdesynchronisierer und Rechenanordnung - Google Patents
Inkrementaler Phasenglättungsdesynchronisierer und RechenanordnungInfo
- Publication number
- DE69328521D1 DE69328521D1 DE69328521T DE69328521T DE69328521D1 DE 69328521 D1 DE69328521 D1 DE 69328521D1 DE 69328521 T DE69328521 T DE 69328521T DE 69328521 T DE69328521 T DE 69328521T DE 69328521 D1 DE69328521 D1 DE 69328521D1
- Authority
- DE
- Germany
- Prior art keywords
- desynchronizer
- synchronous communication
- data
- elastic store
- synchronous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000009499 grossing Methods 0.000 title abstract 2
- 230000001360 synchronised effect Effects 0.000 abstract 7
- 230000003287 optical effect Effects 0.000 abstract 1
- 238000011084 recovery Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0407—Selecting arrangements for multiplex systems for time-division multiplexing using a stored programme control
- H04Q11/0414—Details
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0003—Switching fabrics, e.g. transport network, control network
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/935,008 US5402452A (en) | 1992-08-25 | 1992-08-25 | Incremental phase smoothing desynchronizer and calculation apparatus |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69328521D1 true DE69328521D1 (de) | 2000-06-08 |
DE69328521T2 DE69328521T2 (de) | 2001-03-15 |
Family
ID=25466437
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69328521T Expired - Lifetime DE69328521T2 (de) | 1992-08-25 | 1993-08-10 | Inkrementaler Phasenglättungsdesynchronisierer und Rechenanordnung |
Country Status (6)
Country | Link |
---|---|
US (2) | US5402452A (de) |
EP (1) | EP0584627B1 (de) |
AT (1) | ATE192616T1 (de) |
AU (2) | AU667935B2 (de) |
DE (1) | DE69328521T2 (de) |
ES (1) | ES2145755T3 (de) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5630112A (en) * | 1991-06-19 | 1997-05-13 | Kabushiki Kaisha Toshiba | System using timing information contained in data read from reproduction unit controlled by first oscillator to vary frequency of independent system clock signal |
GB2283885B (en) * | 1993-11-10 | 1997-11-05 | Northern Telecom Ltd | Pointer justification event leak control |
GB9323187D0 (en) * | 1993-11-10 | 1994-01-05 | Northern Telecom Ltd | Pointer justification even leak control |
IT1265424B1 (it) * | 1993-12-22 | 1996-11-22 | Alcatel Italia | Metodo e disposizione ciruitale di realizzazione della funzione di hpa negli apparati sdh |
JPH07245603A (ja) * | 1994-01-11 | 1995-09-19 | Fujitsu Ltd | ジッタ抑圧制御方法およびその回路 |
ES2102938B1 (es) * | 1994-03-28 | 1998-04-16 | Alcatel Standard Electrica | Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales. |
US5548534A (en) * | 1994-07-08 | 1996-08-20 | Transwitch Corporation | Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal |
EP0727887B1 (de) * | 1995-02-16 | 2002-08-28 | Alcatel | Stopfeinrichtung für synchrones digitales Übertragungssystem |
US5781597A (en) * | 1995-02-16 | 1998-07-14 | Alcatel Sel Aktiengesellschaft | Synchronous digital transmission system having justification circuit that counts frame bytes, calculates offsets, compares thresholds, and initiates justification action |
GB2303981A (en) * | 1995-07-29 | 1997-03-05 | Northern Telecom Ltd | Broadcast video desynchroniser |
GB2312353B (en) * | 1996-04-16 | 2000-12-06 | Gpt Ltd | Digital telecommunications transmision systems |
US5793824A (en) * | 1996-04-30 | 1998-08-11 | Adtran, Inc. | Digital phase locked loop having adaptive bandwidth for pulse stuffing synchronized digital communication system |
US6064706A (en) * | 1996-05-01 | 2000-05-16 | Alcatel Usa, Inc. | Apparatus and method of desynchronizing synchronously mapped asynchronous data |
US5898744A (en) * | 1996-10-07 | 1999-04-27 | Motorola, Inc. | Apparatus and method for clock recovery in a communication system |
US6088413A (en) * | 1997-05-09 | 2000-07-11 | Alcatel | Apparatus for reducing jitter in a desynchronizer |
DE19740107A1 (de) | 1997-09-12 | 1999-03-18 | Alsthom Cge Alcatel | Verfahren zum Übertragen von Datenpaketen und zur Durchführung des Verfahrens geeignetes Netzelement |
US6111878A (en) * | 1997-11-04 | 2000-08-29 | Alcatel | Low jitter timing recovery technique and device for asynchronous transfer mode (ATM) constant bit rate (CBR) payloads |
DE19820572A1 (de) * | 1998-05-08 | 1999-11-11 | Alcatel Sa | Desynchronisiereinrichtung für ein synchrones digitales Nachrichtenübertragungssystem |
IT1307715B1 (it) * | 1999-09-30 | 2001-11-14 | Cit Alcatel | Circuito di desincronizzazione di flussi tributari in trame didivisione di tempo in reti di telecomunicazioni e relativo metodo. |
EP1091289B1 (de) | 1999-10-08 | 2004-05-26 | Hewlett-Packard Company, A Delaware Corporation | Anordnung zur verarbeitung von sonet- oder SDH-DS0-Rahmen zur Kanalzurordnung |
EP1091288A1 (de) * | 1999-10-08 | 2001-04-11 | Hewlett-Packard Company | Vorrichtung zur Verarbeitung von Sonet- oder SDH-Rahmen mit einem H.100 bus |
CN1307406A (zh) * | 2000-01-27 | 2001-08-08 | 华为技术有限公司 | 数字锁相环的滤波方法 |
CA2307044A1 (en) * | 2000-04-28 | 2001-10-28 | Pmc-Sierra Inc. | Multi-channel sonet/sdh desynchronizer |
US6819725B1 (en) * | 2000-08-21 | 2004-11-16 | Pmc-Sierra, Inc. | Jitter frequency shifting Δ-Σ modulated signal synchronization mapper |
SE0004303D0 (sv) * | 2000-11-23 | 2000-11-23 | Net Insight Ab | Switching apparatus |
US20020172310A1 (en) * | 2001-05-18 | 2002-11-21 | Manop Thamsirianunt | Jitter attenuator fifo overflow-underflow protection using digital-phase locked loop's bandwidth adaptation |
US6882662B2 (en) * | 2001-06-07 | 2005-04-19 | Applied Micro Circuits Corporation | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer |
US6531926B1 (en) * | 2001-09-13 | 2003-03-11 | Overture Networks, Inc. | Dynamic control of phase-locked loop |
US7778162B2 (en) * | 2002-11-06 | 2010-08-17 | Wuhan Fiberhome Networks Co. Ltd. | Multiple service ring of N-ringlet structure based on multiple FE, GE and 10GE |
US6762649B2 (en) * | 2002-11-27 | 2004-07-13 | Broadcom Corporation | System and method for automatic parameter adjustment within a phase locked loop system |
US8019035B2 (en) * | 2003-08-05 | 2011-09-13 | Stmicroelectronics Nv | Noise shaped interpolator and decimator apparatus and method |
CN1848717B (zh) * | 2005-04-15 | 2011-04-06 | 华为技术有限公司 | 获得异步解映射时钟的方法及电路 |
US7328114B2 (en) * | 2005-12-09 | 2008-02-05 | General Electric Company | Methods and systems for measuring a rate of change of frequency |
US8862797B2 (en) | 2011-10-18 | 2014-10-14 | Cortina Systems, Inc. | Reducing delay and delay variation in a buffer in network communications |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3564226A (en) * | 1966-12-27 | 1971-02-16 | Digital Equipment | Parallel binary processing system having minimal operational delay |
US3840861A (en) * | 1972-10-30 | 1974-10-08 | Amdahl Corp | Data processing system having an instruction pipeline for concurrently processing a plurality of instructions |
US4122534A (en) * | 1977-06-17 | 1978-10-24 | Northern Telecom Limited | Parallel bidirectional shifter |
JPS6053907B2 (ja) * | 1978-01-27 | 1985-11-27 | 日本電気株式会社 | 二項ベクトル乗算回路 |
DE3066955D1 (en) * | 1980-06-24 | 1984-04-19 | Ibm | Signal processor computing arrangement and method of operating said arrangement |
US4941156A (en) * | 1987-05-19 | 1990-07-10 | Crystal Semiconductor | Linear jitter attenuator |
US4901267A (en) * | 1988-03-14 | 1990-02-13 | Weitek Corporation | Floating point circuit with configurable number of multiplier cycles and variable divide cycle ratio |
CA1326719C (en) * | 1989-05-30 | 1994-02-01 | Thomas E. Moore | Ds3 to 28 vt1.5 sonet interface circuit |
US4996698A (en) * | 1989-10-23 | 1991-02-26 | Rockwell International Corporation | Clock signal resynchronizing apparatus |
US5131013A (en) * | 1990-05-30 | 1992-07-14 | At&T Bell Laboratories | Asynchronous-synchronous digital transmission signal conversion |
US5052025A (en) * | 1990-08-24 | 1991-09-24 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
US5200982A (en) * | 1991-10-02 | 1993-04-06 | Alcatel Network Systems, Inc. | In-line piece-wise linear desynchronizer |
-
1992
- 1992-08-25 US US07/935,008 patent/US5402452A/en not_active Expired - Lifetime
-
1993
- 1993-08-10 DE DE69328521T patent/DE69328521T2/de not_active Expired - Lifetime
- 1993-08-10 ES ES93112765T patent/ES2145755T3/es not_active Expired - Lifetime
- 1993-08-10 AT AT93112765T patent/ATE192616T1/de not_active IP Right Cessation
- 1993-08-10 EP EP93112765A patent/EP0584627B1/de not_active Expired - Lifetime
- 1993-08-13 AU AU44635/93A patent/AU667935B2/en not_active Ceased
-
1995
- 1995-01-12 US US08/371,884 patent/US5528530A/en not_active Expired - Lifetime
-
1996
- 1996-02-09 AU AU44441/96A patent/AU692347B2/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
AU4444196A (en) | 1996-06-13 |
US5528530A (en) | 1996-06-18 |
AU667935B2 (en) | 1996-04-18 |
ATE192616T1 (de) | 2000-05-15 |
ES2145755T3 (es) | 2000-07-16 |
EP0584627B1 (de) | 2000-05-03 |
EP0584627A3 (en) | 1996-05-29 |
AU4463593A (en) | 1994-03-03 |
AU692347B2 (en) | 1998-06-04 |
EP0584627A2 (de) | 1994-03-02 |
DE69328521T2 (de) | 2001-03-15 |
US5402452A (en) | 1995-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69328521D1 (de) | Inkrementaler Phasenglättungsdesynchronisierer und Rechenanordnung | |
EP1804440B9 (de) | Verfahren und schaltung zum bilden eines asynchronen demapping-taktes | |
CA2095226C (en) | Apparatus for generating a ds-3 signal from the data component of an sts-1 payload signal | |
US4996698A (en) | Clock signal resynchronizing apparatus | |
EP0830760B1 (de) | Digitaler desynchronisierer | |
EP0626117B1 (de) | Desynchronisierer und verfahren zur unterdrückung des zeigerzitterns in einen desynchronisierer | |
US5276688A (en) | Circuit arrangement for bit rate adjustment | |
EP1253719B1 (de) | Filterverfahren in einer digitalen phasenregelschleife | |
WO1995015042A1 (en) | Apparatus and method for eliminating mapping jitter | |
US7457390B2 (en) | Timeshared jitter attenuator in multi-channel mapping applications | |
US6882662B2 (en) | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer | |
US5471511A (en) | Digital phase-locked loop arrangement for use in a desynchronizer | |
US6351508B1 (en) | Phase/frequency detector for dejitter applications | |
EP0675613B1 (de) | System zur Verminderung von Jitter in einem digitalen Demultiplexer | |
US7940806B1 (en) | Synchronous payload envelope mapping without pointer adjustments | |
US7212599B2 (en) | Jitter and wander reduction apparatus | |
US7440533B2 (en) | Modulated jitter attenuation filter | |
CN101547055B (zh) | 在光传送网中传输数据的方法和装置 | |
US7590154B2 (en) | Sampled accumulation system and method for jitter attenuation | |
US6133958A (en) | Broadcast video desynchronizer | |
CA2063930C (en) | Synchronous digital signal to asynchronous digital signal desynchronizer | |
GB2260469A (en) | Justification method | |
JP2842678B2 (ja) | 位相情報転送方式 | |
SE9201672L (sv) | Förfarande och anordning vid inskrivning och utläsning av data i ett minne, förfarande och anordning för överföring av data från ett synkront digitalt hierarkiskt system till ett plesiokront digitalt hierarkiskt system samt förfarande och anordning för att justera takten på utläsning av data från ett FIFO-register | |
JPH07202868A (ja) | データレート変換装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de | ||
8370 | Indication related to discontinuation of the patent is to be deleted | ||
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: ALCATEL LUCENT, PARIS, FR |