DE69332401D1 - Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen - Google Patents

Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen

Info

Publication number
DE69332401D1
DE69332401D1 DE69332401T DE69332401T DE69332401D1 DE 69332401 D1 DE69332401 D1 DE 69332401D1 DE 69332401 T DE69332401 T DE 69332401T DE 69332401 T DE69332401 T DE 69332401T DE 69332401 D1 DE69332401 D1 DE 69332401D1
Authority
DE
Germany
Prior art keywords
synchronizers
data transfer
improved single
level fifo
fifo designs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69332401T
Other languages
English (en)
Other versions
DE69332401T2 (de
Inventor
Joseph H Steinmetz
Vicente V Cavanna
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Agilent Technologies Inc
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc, Hewlett Packard Co filed Critical Agilent Technologies Inc
Publication of DE69332401D1 publication Critical patent/DE69332401D1/de
Application granted granted Critical
Publication of DE69332401T2 publication Critical patent/DE69332401T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/102—Avoiding metastability, i.e. preventing hazards, e.g. by using Gray code counters
DE69332401T 1993-01-11 1993-12-15 Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen Expired - Fee Related DE69332401T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US256793A 1993-01-11 1993-01-11

Publications (2)

Publication Number Publication Date
DE69332401D1 true DE69332401D1 (de) 2002-11-21
DE69332401T2 DE69332401T2 (de) 2003-06-26

Family

ID=21701382

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69332401T Expired - Fee Related DE69332401T2 (de) 1993-01-11 1993-12-15 Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen

Country Status (5)

Country Link
US (1) US5809521A (de)
EP (1) EP0606600B1 (de)
JP (1) JP3645584B2 (de)
CA (1) CA2106271C (de)
DE (1) DE69332401T2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994003901A1 (en) 1992-08-10 1994-02-17 Monolithic System Technology, Inc. Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
US5655113A (en) * 1994-07-05 1997-08-05 Monolithic System Technology, Inc. Resynchronization circuit for a memory system and method of operating same
US6049840A (en) * 1995-03-20 2000-04-11 Hitachi, Ltd. System for providing an interrogating host with information including start-up processing status of a peripheral device stored in storing means
KR0176537B1 (ko) * 1995-10-14 1999-05-01 김광호 가변길이복호화기의 메모리 인터페이스방법 및 회로
US6097655A (en) * 1998-04-03 2000-08-01 International Business Machines Corporation Pull through FIFO memory device
US6208703B1 (en) * 1998-05-15 2001-03-27 Hewlett Packard Company First-in-first-out synchronizer
JP3893755B2 (ja) * 1998-07-03 2007-03-14 株式会社デンソー 電子制御装置
US7356624B1 (en) * 1999-03-25 2008-04-08 Texas Instruments Incorporated Interface between different clock rate components
WO2001082053A2 (en) * 2000-04-26 2001-11-01 The Trustees Of Columbia University In The City Of New York A low latency fifo circuit for mixed clock systems
US6857043B1 (en) * 2000-04-28 2005-02-15 Altera Corporation Shift register implementations of first-in/first-out memories utilizing a double increment gray code counter
WO2001095089A2 (en) * 2000-06-09 2001-12-13 The Trustees Of Columbia University In The City Of New York Low latency fifo circuits for mixed asynchronous and synchronous systems
US6810098B1 (en) * 2000-12-08 2004-10-26 Cypress Semiconductor Corp. FIFO read interface protocol
US6694389B2 (en) * 2001-03-19 2004-02-17 Sun Microsystems, Inc. Method and apparatus for data flow analysis
US20040128413A1 (en) * 2001-06-08 2004-07-01 Tiberiu Chelcea Low latency fifo circuits for mixed asynchronous and synchronous systems
US7418616B2 (en) * 2002-07-15 2008-08-26 Brooktree Broadband Holding, Inc. System and method for improved synchronous data access
JP3634334B2 (ja) * 2002-12-02 2005-03-30 沖電気工業株式会社 拡張用ｆｉｆｏ回路及び送受信装置
JP4569163B2 (ja) * 2004-05-07 2010-10-27 富士ゼロックス株式会社 データ入出力装置およびデータ入出力方法
US20060098770A1 (en) * 2004-11-09 2006-05-11 Harper William F Synchronizer for passing data from a first system to a second system
CN100463443C (zh) * 2005-07-01 2009-02-18 中兴通讯股份有限公司 一种异步fifo实现系统及实现方法
CN102053815B (zh) * 2009-11-05 2012-10-31 上海华虹集成电路有限责任公司 同步fifo电路系统
CN114816319B (zh) * 2022-04-21 2023-02-17 中国人民解放军32802部队 一种fifo存储器的多级流水读写方法和装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3972034A (en) * 1975-05-12 1976-07-27 Fairchild Camera And Instrument Corporation Universal first-in first-out memory device
US4296477A (en) * 1979-11-19 1981-10-20 Control Data Corporation Register device for transmission of data having two data ranks one of which receives data only when the other is full
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
JPS6297036A (ja) * 1985-07-31 1987-05-06 テキサス　インスツルメンツ　インコ−ポレイテツド 計算機システム
US4873703A (en) * 1985-09-27 1989-10-10 Hewlett-Packard Company Synchronizing system
US4965764A (en) * 1987-03-04 1990-10-23 Nec Corporation Memory access control system
US4839866A (en) * 1987-05-29 1989-06-13 Texas Instruments Incorporated Cascadable first-in, first-out memory
US5179688A (en) * 1987-06-30 1993-01-12 Tandem Computers Incorporated Queue system with uninterrupted transfer of data through intermediate locations to selected queue location
US4965794A (en) * 1987-10-05 1990-10-23 Dallas Semiconductor Corporation Telecommunications FIFO
US5084837A (en) * 1988-01-22 1992-01-28 Sharp Kabushiki Kaisha Fifo buffer with folded data transmission path permitting selective bypass of storage
JP2764908B2 (ja) * 1988-02-04 1998-06-11 日本電気株式会社 カスケード・バッファ回路
GB9024084D0 (en) * 1990-11-06 1990-12-19 Int Computers Ltd First-in-first-out buffer
NL9002426A (nl) * 1990-11-08 1992-06-01 Koninkl Philips Electronics Nv Elastisch buffergeheugen.
US5365552A (en) * 1992-11-16 1994-11-15 Intel Corporation Buffer fullness indicator

Also Published As

Publication number Publication date
JP3645584B2 (ja) 2005-05-11
US5809521A (en) 1998-09-15
EP0606600A1 (de) 1994-07-20
CA2106271C (en) 2004-11-30
CA2106271A1 (en) 1994-07-12
JPH06259225A (ja) 1994-09-16
EP0606600B1 (de) 2002-10-16
DE69332401T2 (de) 2003-06-26

Similar Documents

Publication Publication Date Title
DE69332401D1 (de) Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen
DE69621209T2 (de) Direkte Massendatenübertragung
DE69523984T2 (de) Datenübertragungssystem
DE69518199T2 (de) Sicheres Datenübertragungsverfahren
DE69626825T2 (de) Hochgeschwindigkeitsdatenubertragungssystem und -verfahren mit zeitduplex
FI925472A (fi) Tiedonsiirtomenetelmä sekä -järjestelmä
DE69733162D1 (de) Datenübertragungssystem
FI99066B (fi) Tiedonsiirtomenetelmä
DE69229338D1 (de) Datenpipelinesystem
DE69502190D1 (de) Datenübertragungsverbinder
ATA199095A (de) Datenübertragungsverfahren
DE69627404D1 (de) Datenübertragungsgerät
GB2285366B (en) Asychronous data transfer
DE69527291T2 (de) Schnelles datenübertragungssystem
DE69430597D1 (de) Datenübertragungssystem
DE59611224D1 (de) Datenübertragungssystem
GB2321351B (en) System and method for data transfer across multiple clock domains
DE69219976D1 (de) Datenübertragungs- und Datenaustauschsystem
DE69434755D1 (de) Datenübertragungssystem
GB2291295B (en) Data output buffer
DE69423069T2 (de) System für Datentransfer
GB2278518B (en) Encrypted data transfer
KR960015269A (ko) 파이프라인 처리가 가능한 데이타 전송장치
DE69423646D1 (de) Sendersynchronisierte datenübertragungsanordnung
ATA37994A (de) Kontaktloses datenübertragungssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD DEVELOPMENT CO., L.P., HOUSTON, TE

Owner name: AGILENT TECHNOLOGIES, INC. (N.D.GES.D.STAATES DELA

8327 Change in the person/name/address of the patent owner

Owner name: AGILENT TECHNOLOGIES, INC. (N.D.GES.D.STAATES DELA

8327 Change in the person/name/address of the patent owner

Owner name: AVAGO TECHNOLOGIES GENERAL IP ( SINGAPORE) PTE. LT

8339 Ceased/non-payment of the annual fee