DE69426447D1 - Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem - Google Patents

Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem

Info

Publication number
DE69426447D1
DE69426447D1 DE69426447T DE69426447T DE69426447D1 DE 69426447 D1 DE69426447 D1 DE 69426447D1 DE 69426447 T DE69426447 T DE 69426447T DE 69426447 T DE69426447 T DE 69426447T DE 69426447 D1 DE69426447 D1 DE 69426447D1
Authority
DE
Germany
Prior art keywords
computer system
carrying
bus transactions
out bus
transactions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69426447T
Other languages
English (en)
Other versions
DE69426447T2 (de
Inventor
Nitin V Sarangdhar
Gurbir Singh
Konrad K Lai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26137196&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE69426447(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69426447D1 publication Critical patent/DE69426447D1/de
Application granted granted Critical
Publication of DE69426447T2 publication Critical patent/DE69426447T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE69426447T 1993-06-30 1994-07-19 Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem Expired - Lifetime DE69426447T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/085,541 US5568620A (en) 1993-06-30 1993-06-30 Method and apparatus for performing bus transactions in a computer system
EP94305316A EP0694849B1 (de) 1993-06-30 1994-07-19 Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem

Publications (2)

Publication Number Publication Date
DE69426447D1 true DE69426447D1 (de) 2001-01-25
DE69426447T2 DE69426447T2 (de) 2001-07-05

Family

ID=26137196

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69426447T Expired - Lifetime DE69426447T2 (de) 1993-06-30 1994-07-19 Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem

Country Status (5)

Country Link
US (1) US5568620A (de)
EP (1) EP0694849B1 (de)
AU (1) AU7137194A (de)
DE (1) DE69426447T2 (de)
WO (1) WO1995001603A1 (de)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5615343A (en) 1993-06-30 1997-03-25 Intel Corporation Method and apparatus for performing deferred transactions
US5548733A (en) * 1994-03-01 1996-08-20 Intel Corporation Method and apparatus for dynamically controlling the current maximum depth of a pipe lined computer bus system
US5572703A (en) * 1994-03-01 1996-11-05 Intel Corporation Method and apparatus for snoop stretching using signals that convey snoop results
US6009477A (en) * 1994-03-01 1999-12-28 Intel Corporation Bus agent providing dynamic pipeline depth control
US5659707A (en) * 1994-10-07 1997-08-19 Industrial Technology Research Institute Transfer labeling mechanism for multiple outstanding read requests on a split transaction bus
US5832241A (en) * 1995-02-23 1998-11-03 Intel Corporation Data consistency across a bus transactions that impose ordering constraints
US5812799A (en) * 1995-06-07 1998-09-22 Microunity Systems Engineering, Inc. Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing
US5682512A (en) * 1995-06-30 1997-10-28 Intel Corporation Use of deferred bus access for address translation in a shared memory clustered computer system
US5696910A (en) * 1995-09-26 1997-12-09 Intel Corporation Method and apparatus for tracking transactions in a pipelined bus
US5701422A (en) * 1995-12-13 1997-12-23 Ncr Corporation Method for ensuring cycle ordering requirements within a hierarchical bus system including split-transaction buses
US5923857A (en) * 1996-09-06 1999-07-13 Intel Corporation Method and apparatus for ordering writeback data transfers on a bus
US6128677A (en) * 1997-10-15 2000-10-03 Intel Corporation System and method for improved transfer of data between multiple processors and I/O bridges
US6418537B1 (en) 1997-12-07 2002-07-09 Conexant Systems, Inc. Accurate timing calibration for each of multiple high-speed clocked receivers using a single DLL
US6065077A (en) 1997-12-07 2000-05-16 Hotrail, Inc. Apparatus and method for a cache coherent shared memory multiprocessing system
US6516442B1 (en) 1997-12-07 2003-02-04 Conexant Systems, Inc. Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system
US6633945B1 (en) 1997-12-07 2003-10-14 Conexant Systems, Inc. Fully connected cache coherent multiprocessing systems
US6292705B1 (en) 1998-09-29 2001-09-18 Conexant Systems, Inc. Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US7071946B2 (en) * 1997-12-30 2006-07-04 Micron Technology, Inc. Accelerated graphics port for a multiple memory controller computer system
US6223238B1 (en) 1998-03-31 2001-04-24 Micron Electronics, Inc. Method of peer-to-peer mastering over a computer bus
US6073198A (en) 1998-03-31 2000-06-06 Micron Electronics, Inc. System for peer-to-peer mastering over a computer bus
US6961801B1 (en) * 1998-04-03 2005-11-01 Avid Technology, Inc. Method and apparatus for accessing video data in memory across flow-controlled interconnects
JP3263362B2 (ja) 1998-06-05 2002-03-04 三菱電機株式会社 データ処理装置
US6209053B1 (en) 1998-08-28 2001-03-27 Intel Corporation Method and apparatus for operating an adaptive multiplexed address and data bus within a computer system
US6469988B1 (en) 1999-07-08 2002-10-22 Conexant Systems, Inc. Low-level circuit implementation of signal flow graphs for real-time signal processing of high-speed digital signals
US6557048B1 (en) * 1999-11-01 2003-04-29 Advanced Micro Devices, Inc. Computer system implementing a system and method for ordering input/output (IO) memory operations within a coherent portion thereof
US6516368B1 (en) 1999-11-09 2003-02-04 International Business Machines Corporation Bus master and bus snooper for execution of global operations utilizing a single token for multiple operations with explicit release
US6507880B1 (en) 1999-11-09 2003-01-14 International Business Machines Corporation Bus protocol, bus master and bus snooper for execution of global operations utilizing multiple tokens
US6442629B1 (en) * 1999-11-09 2002-08-27 International Business Machines Corporation Bus protocol and token manager for execution of global operations utilizing a single token with multiple operations with explicit release
US6480915B1 (en) 1999-11-09 2002-11-12 International Business Machines Corporation Bus protocol and token manager for SMP execution of global operations utilizing a single token with implied release
US6460101B1 (en) 1999-11-09 2002-10-01 International Business Machines Corporation Token manager for execution of global operations utilizing multiple tokens
US6553442B1 (en) * 1999-11-09 2003-04-22 International Business Machines Corporation Bus master for SMP execution of global operations utilizing a single token with implied release
US6460100B1 (en) 1999-11-09 2002-10-01 International Business Machines Corporation Bus snooper for SMP execution of global operations utilizing a single token with implied release
US6609171B1 (en) 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6721813B2 (en) * 2001-01-30 2004-04-13 Advanced Micro Devices, Inc. Computer system implementing a system and method for tracking the progress of posted write transactions
US6742160B2 (en) 2001-02-14 2004-05-25 Intel Corporation Checkerboard parity techniques for a multi-pumped bus
US6807593B1 (en) * 2001-11-01 2004-10-19 Lsi Logic Corporation Enhanced bus architecture for posted read operation between masters and slaves
US7085889B2 (en) * 2002-03-22 2006-08-01 Intel Corporation Use of a context identifier in a cache memory
US7254658B2 (en) * 2004-06-08 2007-08-07 Arm Limited Write transaction interleaving
US9632954B2 (en) 2011-11-07 2017-04-25 International Business Machines Corporation Memory queue handling techniques for reducing impact of high-latency memory operations
US8909874B2 (en) 2012-02-13 2014-12-09 International Business Machines Corporation Memory reorder queue biasing preceding high latency operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4181974A (en) * 1978-01-05 1980-01-01 Honeywell Information Systems, Inc. System providing multiple outstanding information requests
US4488232A (en) * 1981-10-02 1984-12-11 Hughes Aircraft Company Self-adjusting, distributed control, access method for a multiplexed single-signal data bus
JPH0632056B2 (ja) * 1985-05-31 1994-04-27 松下電器産業株式会社 デ−タ処理装置
US4807118A (en) * 1987-01-14 1989-02-21 Hewlett-Packard Company Method for handling slot requests over a network
US5235684A (en) * 1988-06-30 1993-08-10 Wang Laboratories, Inc. System bus having multiplexed command/id and data
US5006982A (en) * 1988-10-21 1991-04-09 Siemens Ak. Method of increasing the bandwidth of a packet bus by reordering reply packets
US5197137A (en) * 1989-07-28 1993-03-23 International Business Machines Corporation Computer architecture for the concurrent execution of sequential programs

Also Published As

Publication number Publication date
EP0694849B1 (de) 2000-12-20
EP0694849A1 (de) 1996-01-31
AU7137194A (en) 1995-01-24
WO1995001603A1 (en) 1995-01-12
DE69426447T2 (de) 2001-07-05
US5568620A (en) 1996-10-22

Similar Documents

Publication Publication Date Title
DE69426447D1 (de) Verfahren zur Durchführung von Bustransaktionen in einem Rechnersystem und Rechnersystem
DE69320847D1 (de) Verfahren und Anordnung zur Ausführung von Prozessen in einem Multiprozessor-System
DE69308032D1 (de) Verfahren und system zum verbinden von objekten in einem rechnersystem
DE69327243T2 (de) System und verfahren zur dynamischen laufzeit-bindung von software-modulen in einem rechnersystem.
DE1080414T1 (de) Verfahren und system fur sichere transaktionen in einem rechnersystem
DE69530138D1 (de) System und Verfahren zur Cursorsteuerung in einem Rechner
DE69424944D1 (de) Datenreduktion in einem system zur analysierung von geometrischen datenbanken
DE69738646D1 (de) Verfahren zur Ausführung eines Prozesses und Betriebsmittelzugriffsverfahren in einem Computer-System
DE69331440T2 (de) Verfahren und system zur durchführung von fernprozeduranrufen in einem verteilten rechnersystem.
DE69124437T2 (de) Verfahren und Vorrichtung zum Umkehren von Byteordnung in einem Rechner
DE69229755T2 (de) Anordnung und Verfahren zur Freigabe von geschützten Prozessen in einem verteilten Mehrprozessdatensystem
DE69319763T2 (de) Verfahren und Gerät zur Durchführung eines Busarbitrierungsprotokolls in einem Datenverarbeitungssystem
DE69517712D1 (de) Verfahren und Vorrichtung zur Reduzierung der Leistungsaufnahme in einem Rechnersystem
DE19782177T1 (de) Verfahren und Einrichtung zur Durchführung von TLB-Shootdown-Operationen in einem Multiprozessorsystem
DE69433621D1 (de) Geraet zur verarbeitung von befehlen in einem rechnersystem
DE3882977T2 (de) Verfahren und anordnung zur implementierung von mehrverriegelungsanzeigen in einem multiprozessordatenverarbeitungssystem.
DE3685339D1 (de) Verfahren zur optimierung des operandzugriffs und verarbeitung in einem rechnersystem.
DE69825687D1 (de) System und Verfahren zur Umwandlung von Prozessortaktwerten in einem Mehrprozessorsystem
DE69211328T2 (de) Verfahren zur verbesserten Farbwiedergewinnung in einem graphischen Rechnersystem
DE69323196T2 (de) Rechnersystem und Verfahren zur Ausführung von mehreren Aufgaben
DE69330864D1 (de) Verfahren zur Verwendung von Mehrfacheingabegriffeln in einem Mehrfachrechnersystem
DE69232184T2 (de) Verfahren und Vorrichtung zum sequentiellen Austausch von Multimediendaten in einem Datenverarbeitungssystem
DE69418082D1 (de) System und Verfahren zur Vermeidung von Verklemmung in einem Rechner
DE69210764D1 (de) Verfahren und System zur Berechtigung zum Zugriff in einem Rechnersystem
DE69326705T2 (de) Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8310 Action for declaration of annulment
8313 Request for invalidation rejected/withdrawn