DE69433582D1 - Verfahren zur Bildung einer Halbleiteranordnung - Google Patents
Verfahren zur Bildung einer HalbleiteranordnungInfo
- Publication number
- DE69433582D1 DE69433582D1 DE69433582T DE69433582T DE69433582D1 DE 69433582 D1 DE69433582 D1 DE 69433582D1 DE 69433582 T DE69433582 T DE 69433582T DE 69433582 T DE69433582 T DE 69433582T DE 69433582 D1 DE69433582 D1 DE 69433582D1
- Authority
- DE
- Germany
- Prior art keywords
- forming
- semiconductor device
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US72012 | 1993-06-07 | ||
| US08/072,012 US5407855A (en) | 1993-06-07 | 1993-06-07 | Process for forming a semiconductor device having a reducing/oxidizing conductive material |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69433582D1 true DE69433582D1 (de) | 2004-04-08 |
| DE69433582T2 DE69433582T2 (de) | 2005-02-17 |
Family
ID=22105010
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69433582T Expired - Lifetime DE69433582T2 (de) | 1993-06-07 | 1994-06-06 | Verfahren zur Bildung einer Halbleiteranordnung |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US5407855A (de) |
| EP (1) | EP0629002B1 (de) |
| JP (1) | JPH0799290A (de) |
| KR (1) | KR100354578B1 (de) |
| CN (1) | CN1093319C (de) |
| DE (1) | DE69433582T2 (de) |
| SG (1) | SG69959A1 (de) |
| TW (1) | TW278208B (de) |
Families Citing this family (125)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5407855A (en) * | 1993-06-07 | 1995-04-18 | Motorola, Inc. | Process for forming a semiconductor device having a reducing/oxidizing conductive material |
| US5439840A (en) * | 1993-08-02 | 1995-08-08 | Motorola, Inc. | Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric |
| US6052271A (en) * | 1994-01-13 | 2000-04-18 | Rohm Co., Ltd. | Ferroelectric capacitor including an iridium oxide layer in the lower electrode |
| JP2956485B2 (ja) * | 1994-09-07 | 1999-10-04 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5563762A (en) * | 1994-11-28 | 1996-10-08 | Northern Telecom Limited | Capacitor for an integrated circuit and method of formation thereof, and a method of adding on-chip capacitors to an integrated circuit |
| US5874364A (en) | 1995-03-27 | 1999-02-23 | Fujitsu Limited | Thin film deposition method, capacitor device and method for fabricating the same, and semiconductor device and method for fabricating the same |
| US6271077B1 (en) | 1995-03-27 | 2001-08-07 | Fujitsu Limited | Thin film deposition method, capacitor device and method for fabricating the same, and semiconductor device and method for fabricating the same |
| JP3526651B2 (ja) * | 1995-04-28 | 2004-05-17 | ローム株式会社 | 半導体装置および配線方法 |
| KR0172772B1 (ko) * | 1995-05-17 | 1999-03-30 | 김주용 | 반도체 장치의 확산장벽용 산화루테늄막 형성 방법 |
| KR0147639B1 (ko) * | 1995-05-29 | 1998-08-01 | 김광호 | 고유전율 캐패시터의 하부전극 형성방법 |
| US5702970A (en) * | 1995-06-26 | 1997-12-30 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating a capacitor of a semiconductor device |
| US5739049A (en) * | 1995-08-21 | 1998-04-14 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating semiconductor device having a capacitor and a method of forming metal wiring on a semiconductor substrate |
| US5631804A (en) * | 1995-11-13 | 1997-05-20 | Micron Technology, Inc. | Contact fill capacitor having a sidewall that connects the upper and lower surfaces of the dielectric and partially surrounds an insulating layer |
| KR100200299B1 (ko) * | 1995-11-30 | 1999-06-15 | 김영환 | 반도체 소자 캐패시터 형성방법 |
| US5929523A (en) * | 1996-03-07 | 1999-07-27 | 3C Semiconductor Corporation | Os rectifying Schottky and ohmic junction and W/WC/TiC ohmic contacts on SiC |
| US6388272B1 (en) | 1996-03-07 | 2002-05-14 | Caldus Semiconductor, Inc. | W/WC/TAC ohmic and rectifying contacts on SiC |
| US5926359A (en) | 1996-04-01 | 1999-07-20 | International Business Machines Corporation | Metal-insulator-metal capacitor |
| US6100196A (en) * | 1996-04-08 | 2000-08-08 | Chartered Semiconductor Manufacturing Ltd. | Method of making a copper interconnect with top barrier layer |
| US5744376A (en) * | 1996-04-08 | 1998-04-28 | Chartered Semiconductor Manufacturing Pte, Ltd | Method of manufacturing copper interconnect with top barrier layer |
| US5973342A (en) * | 1996-04-25 | 1999-10-26 | Rohm Co., Ltd. | Semiconductor device having an iridium electrode |
| JP3388089B2 (ja) * | 1996-04-25 | 2003-03-17 | シャープ株式会社 | 不揮発性半導体メモリ素子の製造方法 |
| US5807774A (en) * | 1996-12-06 | 1998-09-15 | Sharp Kabushiki Kaisha | Simple method of fabricating ferroelectric capacitors |
| JP3452763B2 (ja) | 1996-12-06 | 2003-09-29 | シャープ株式会社 | 半導体記憶装置および半導体記憶装置の製造方法 |
| JP3454058B2 (ja) * | 1996-12-11 | 2003-10-06 | 富士通株式会社 | 半導体メモリおよびその製造方法 |
| JP3299909B2 (ja) * | 1997-02-25 | 2002-07-08 | シャープ株式会社 | 酸化物導電体を用いた多層構造電極 |
| US5773314A (en) * | 1997-04-25 | 1998-06-30 | Motorola, Inc. | Plug protection process for use in the manufacture of embedded dynamic random access memory (DRAM) cells |
| US6287637B1 (en) * | 1997-07-18 | 2001-09-11 | Ramtron International Corporation | Multi-layer approach for optimizing ferroelectric film performance |
| JP3484324B2 (ja) | 1997-07-29 | 2004-01-06 | シャープ株式会社 | 半導体メモリ素子 |
| US5910880A (en) | 1997-08-20 | 1999-06-08 | Micron Technology, Inc. | Semiconductor circuit components and capacitors |
| JP3090198B2 (ja) * | 1997-08-21 | 2000-09-18 | 日本電気株式会社 | 半導体装置の構造およびその製造方法 |
| JP3319994B2 (ja) * | 1997-09-29 | 2002-09-03 | シャープ株式会社 | 半導体記憶素子 |
| JPH11111753A (ja) * | 1997-10-01 | 1999-04-23 | Mitsubishi Electric Corp | 半導体装置 |
| JP3445925B2 (ja) * | 1997-10-07 | 2003-09-16 | シャープ株式会社 | 半導体記憶素子の製造方法 |
| US6130102A (en) * | 1997-11-03 | 2000-10-10 | Motorola Inc. | Method for forming semiconductor device including a dual inlaid structure |
| JPH11145410A (ja) * | 1997-11-13 | 1999-05-28 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP3212930B2 (ja) * | 1997-11-26 | 2001-09-25 | 日本電気株式会社 | 容量及びその製造方法 |
| EP0968529B1 (de) * | 1997-12-10 | 2008-01-23 | Nxp B.V. | Halblerteranordnung und verfahren zur herstellung |
| US6344413B1 (en) | 1997-12-22 | 2002-02-05 | Motorola Inc. | Method for forming a semiconductor device |
| KR100458084B1 (ko) * | 1997-12-27 | 2005-06-07 | 주식회사 하이닉스반도체 | 누설전류가 감소된 하부전극을 갖는 강유전체 커패시터 형성 방법 |
| KR100436058B1 (ko) | 1997-12-27 | 2004-12-17 | 주식회사 하이닉스반도체 | 강유전체 캐패시터 형성 방법 |
| KR100533991B1 (ko) | 1997-12-27 | 2006-05-16 | 주식회사 하이닉스반도체 | 반도체 장치의 고유전체 캐패시터 제조방법 |
| JP3976288B2 (ja) * | 1998-01-21 | 2007-09-12 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
| KR100404649B1 (ko) * | 1998-02-23 | 2003-11-10 | 가부시끼가이샤 히다치 세이사꾸쇼 | 반도체장치 및 그 제조방법 |
| US6162744A (en) * | 1998-02-28 | 2000-12-19 | Micron Technology, Inc. | Method of forming capacitors having high-K oxygen containing capacitor dielectric layers, method of processing high-K oxygen containing dielectric layers, method of forming a DRAM cell having having high-K oxygen containing capacitor dielectric layers |
| US6191443B1 (en) | 1998-02-28 | 2001-02-20 | Micron Technology, Inc. | Capacitors, methods of forming capacitors, and DRAM memory cells |
| JP3116897B2 (ja) * | 1998-03-18 | 2000-12-11 | 日本電気株式会社 | 微細配線形成方法 |
| US6730559B2 (en) | 1998-04-10 | 2004-05-04 | Micron Technology, Inc. | Capacitors and methods of forming capacitors |
| US6156638A (en) * | 1998-04-10 | 2000-12-05 | Micron Technology, Inc. | Integrated circuitry and method of restricting diffusion from one material to another |
| US6130103A (en) * | 1998-04-17 | 2000-10-10 | Symetrix Corporation | Method for fabricating ferroelectric integrated circuits |
| US5998258A (en) * | 1998-04-22 | 1999-12-07 | Motorola, Inc. | Method of forming a semiconductor device having a stacked capacitor structure |
| US6181012B1 (en) * | 1998-04-27 | 2001-01-30 | International Business Machines Corporation | Copper interconnection structure incorporating a metal seed layer |
| US6165834A (en) * | 1998-05-07 | 2000-12-26 | Micron Technology, Inc. | Method of forming capacitors, method of processing dielectric layers, method of forming a DRAM cell |
| US6255186B1 (en) | 1998-05-21 | 2001-07-03 | Micron Technology, Inc. | Methods of forming integrated circuitry and capacitors having a capacitor electrode having a base and a pair of walls projecting upwardly therefrom |
| JPH11354637A (ja) * | 1998-06-11 | 1999-12-24 | Oki Electric Ind Co Ltd | 配線の接続構造及び配線の接続部の形成方法 |
| US6156619A (en) | 1998-06-29 | 2000-12-05 | Oki Electric Industry Co., Ltd. | Semiconductor device and method of fabricating |
| US5918120A (en) * | 1998-07-24 | 1999-06-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating capacitor-over-bit line (COB) dynamic random access memory (DRAM) using tungsten landing plug contacts and Ti/TiN bit lines |
| US6452271B2 (en) | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
| US6271131B1 (en) * | 1998-08-26 | 2001-08-07 | Micron Technology, Inc. | Methods for forming rhodium-containing layers such as platinum-rhodium barrier layers |
| US6541067B1 (en) * | 1998-08-27 | 2003-04-01 | Micron Technology, Inc. | Solvated ruthenium precursors for direct liquid injection of ruthenium and ruthenium oxide and method of using same |
| US6074945A (en) * | 1998-08-27 | 2000-06-13 | Micron Technology, Inc. | Methods for preparing ruthenium metal films |
| US6197628B1 (en) | 1998-08-27 | 2001-03-06 | Micron Technology, Inc. | Ruthenium silicide diffusion barrier layers and methods of forming same |
| US6517616B2 (en) * | 1998-08-27 | 2003-02-11 | Micron Technology, Inc. | Solvated ruthenium precursors for direct liquid injection of ruthenium and ruthenium oxide |
| US6133159A (en) * | 1998-08-27 | 2000-10-17 | Micron Technology, Inc. | Methods for preparing ruthenium oxide films |
| US5962716A (en) * | 1998-08-27 | 1999-10-05 | Micron Technology, Inc. | Methods for preparing ruthenium and osmium compounds |
| US6323081B1 (en) | 1998-09-03 | 2001-11-27 | Micron Technology, Inc. | Diffusion barrier layers and methods of forming same |
| US6284655B1 (en) | 1998-09-03 | 2001-09-04 | Micron Technology, Inc. | Method for producing low carbon/oxygen conductive layers |
| US6239028B1 (en) | 1998-09-03 | 2001-05-29 | Micron Technology, Inc. | Methods for forming iridium-containing films on substrates |
| US6204203B1 (en) | 1998-10-14 | 2001-03-20 | Applied Materials, Inc. | Post deposition treatment of dielectric films for interface control |
| US6537461B1 (en) * | 2000-04-24 | 2003-03-25 | Hitachi, Ltd. | Process for treating solid surface and substrate surface |
| JP3114710B2 (ja) | 1998-11-30 | 2000-12-04 | 日本電気株式会社 | 強誘電体メモリ及びその製造方法 |
| JP2000174219A (ja) * | 1998-12-01 | 2000-06-23 | Rohm Co Ltd | 強誘電体メモリ装置およびその製造方法 |
| JP3655113B2 (ja) * | 1998-12-28 | 2005-06-02 | シャープ株式会社 | 半導体記憶装置の製造方法 |
| US20010013660A1 (en) * | 1999-01-04 | 2001-08-16 | Peter Richard Duncombe | Beol decoupling capacitor |
| JP4221100B2 (ja) * | 1999-01-13 | 2009-02-12 | エルピーダメモリ株式会社 | 半導体装置 |
| US6320263B1 (en) * | 1999-02-18 | 2001-11-20 | Advanced Micro Devices, Inc. | Semiconductor metalization barrier and manufacturing method therefor |
| US6316797B1 (en) * | 1999-02-19 | 2001-11-13 | Advanced Technology Materials, Inc. | Scalable lead zirconium titanate(PZT) thin film material and deposition method, and ferroelectric memory device structures comprising such thin film material |
| US6421223B2 (en) * | 1999-03-01 | 2002-07-16 | Micron Technology, Inc. | Thin film structure that may be used with an adhesion layer |
| US6348709B1 (en) * | 1999-03-15 | 2002-02-19 | Micron Technology, Inc. | Electrical contact for high dielectric constant capacitors and method for fabricating the same |
| US6329286B1 (en) | 1999-04-27 | 2001-12-11 | Micron Technology, Inc. | Methods for forming conformal iridium layers on substrates |
| US6190963B1 (en) * | 1999-05-21 | 2001-02-20 | Sharp Laboratories Of America, Inc. | Composite iridium-metal-oxygen barrier structure with refractory metal companion barrier and method for same |
| KR100333667B1 (ko) | 1999-06-28 | 2002-04-24 | 박종섭 | 강유전체 메모리 소자의 캐패시터 제조 방법 |
| DE19937503C1 (de) | 1999-08-09 | 2001-01-04 | Siemens Ag | Verfahren zum Ätzen von wismuthaltigen Oxidfilmen |
| JP3545279B2 (ja) * | 1999-10-26 | 2004-07-21 | 富士通株式会社 | 強誘電体キャパシタ、その製造方法、および半導体装置 |
| JP2001144090A (ja) * | 1999-11-11 | 2001-05-25 | Nec Corp | 半導体装置の製造方法 |
| DE10000005C1 (de) * | 2000-01-03 | 2001-09-13 | Infineon Technologies Ag | Verfahren zur Herstellung eines ferroelektrischen Halbleiterspeichers |
| US7005695B1 (en) | 2000-02-23 | 2006-02-28 | Micron Technology, Inc. | Integrated circuitry including a capacitor with an amorphous and a crystalline high K capacitor dielectric region |
| US6380080B2 (en) | 2000-03-08 | 2002-04-30 | Micron Technology, Inc. | Methods for preparing ruthenium metal films |
| US7061111B2 (en) * | 2000-04-11 | 2006-06-13 | Micron Technology, Inc. | Interconnect structure for use in an integrated circuit |
| US6420267B1 (en) * | 2000-04-18 | 2002-07-16 | Infineon Technologies Ag | Method for forming an integrated barrier/plug for a stacked capacitor |
| JP2001308288A (ja) | 2000-04-27 | 2001-11-02 | Sharp Corp | 半導体装置の製造方法および半導体装置 |
| US6429127B1 (en) | 2000-06-08 | 2002-08-06 | Micron Technology, Inc. | Methods for forming rough ruthenium-containing layers and structures/methods using same |
| US6423632B1 (en) | 2000-07-21 | 2002-07-23 | Motorola, Inc. | Semiconductor device and a process for forming the same |
| DE10041685C2 (de) * | 2000-08-24 | 2002-06-27 | Infineon Technologies Ag | Verfahren zur Herstellung eines mikroelektronischen Bauelements |
| US6660631B1 (en) | 2000-08-31 | 2003-12-09 | Micron Technology, Inc. | Devices containing platinum-iridium films and methods of preparing such films and devices |
| JP4025829B2 (ja) * | 2000-09-18 | 2007-12-26 | 富士通株式会社 | 半導体装置及びその製造方法 |
| US6958508B2 (en) | 2000-10-17 | 2005-10-25 | Matsushita Electric Industrial Co., Ltd. | Ferroelectric memory having ferroelectric capacitor insulative film |
| JP2002260951A (ja) * | 2000-12-28 | 2002-09-13 | Denso Corp | 積層型誘電素子及びその製造方法，並びに電極用ペースト材料 |
| KR100359299B1 (en) * | 2001-03-26 | 2002-11-07 | Samsung Electronics Co Ltd | Semiconductor memory device having resist pattern and method for forming metal contact thereof |
| US6531324B2 (en) * | 2001-03-28 | 2003-03-11 | Sharp Laboratories Of America, Inc. | MFOS memory transistor & method of fabricating same |
| ATE311606T1 (de) * | 2001-04-11 | 2005-12-15 | Kyocera Wireless Corp | Abstimmbares ferroelektrisches element mit geringen verlusten und verfahren zu dessen charakterisierung |
| US6858904B2 (en) | 2001-08-30 | 2005-02-22 | Micron Technology, Inc. | High aspect ratio contact structure with reduced silicon consumption |
| US20030042614A1 (en) * | 2001-08-30 | 2003-03-06 | Ammar Deraa | Metal silicide adhesion layer for contact structures |
| US6787831B2 (en) * | 2002-01-15 | 2004-09-07 | Infineon Technologies Aktiengesellschaft | Barrier stack with improved barrier properties |
| US6583507B1 (en) * | 2002-04-26 | 2003-06-24 | Bum Ki Moon | Barrier for capacitor over plug structures |
| JP4636834B2 (ja) * | 2002-11-13 | 2011-02-23 | パナソニック株式会社 | 半導体装置及びその製造方法 |
| US7026714B2 (en) * | 2003-03-18 | 2006-04-11 | Cunningham James A | Copper interconnect systems which use conductive, metal-based cap layers |
| WO2005074032A1 (ja) * | 2004-01-28 | 2005-08-11 | Fujitsu Limited | 半導体装置及びその製造方法 |
| US7189431B2 (en) | 2004-09-30 | 2007-03-13 | Tokyo Electron Limited | Method for forming a passivated metal layer |
| US8298909B2 (en) | 2006-12-27 | 2012-10-30 | Hynix Semiconductor Inc. | Semiconductor device and method for fabricating the same |
| KR100881717B1 (ko) * | 2006-12-27 | 2009-02-06 | 주식회사 하이닉스반도체 | 캐패시터 및 그 제조 방법 |
| KR100823168B1 (ko) * | 2007-01-08 | 2008-04-18 | 삼성전자주식회사 | 강유전체 메모리 장치 및 그 형성 방법 |
| JP2008218782A (ja) | 2007-03-06 | 2008-09-18 | Seiko Epson Corp | 半導体装置及びその製造方法 |
| US7655556B2 (en) | 2007-03-23 | 2010-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures for semiconductor devices |
| US9385034B2 (en) * | 2007-04-11 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Carbonization of metal caps |
| KR100869343B1 (ko) | 2007-08-31 | 2008-11-19 | 주식회사 하이닉스반도체 | 반도체 소자의 캐패시터 제조 방법 |
| KR20090074396A (ko) * | 2008-01-02 | 2009-07-07 | 삼성전자주식회사 | 강유전체를 이용한 정보저장매체, 그 제조방법, 및 이를채용한 정보저장장치 |
| CN101630667A (zh) * | 2008-07-15 | 2010-01-20 | 中芯国际集成电路制造(上海)有限公司 | 形成具有铜互连的导电凸块的方法和系统 |
| US8120117B2 (en) * | 2009-05-01 | 2012-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device with metal gate |
| US20140179512A1 (en) * | 2012-12-20 | 2014-06-26 | Sunpower Technologies Llc | Photocatalyst for the production of hydrogen |
| CN103219225A (zh) * | 2013-03-29 | 2013-07-24 | 河北大学 | 用于硅基铁电电容器集成的一种阻挡层材料及集成方法 |
| US10727070B2 (en) | 2016-03-21 | 2020-07-28 | International Business Machines Corporation | Liner-less contact metallization |
| US9653311B1 (en) * | 2016-05-13 | 2017-05-16 | Applied Materials, Inc. | 3D NAND staircase CD fabrication utilizing ruthenium material |
| US10312137B2 (en) | 2016-06-07 | 2019-06-04 | Applied Materials, Inc. | Hardmask layer for 3D NAND staircase structure in semiconductor applications |
| JP7330046B2 (ja) * | 2019-09-30 | 2023-08-21 | 東京エレクトロン株式会社 | 基板処理方法、及び基板処理装置 |
| US11177171B2 (en) | 2019-10-01 | 2021-11-16 | International Business Machines Corporation | Encapsulated top via interconnects |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3657029A (en) * | 1968-12-31 | 1972-04-18 | Texas Instruments Inc | Platinum thin-film metallization method |
| US4851895A (en) * | 1985-05-06 | 1989-07-25 | American Telephone And Telegraph Company, At&T Bell Laboratories | Metallization for integrated devices |
| US5005102A (en) * | 1989-06-20 | 1991-04-02 | Ramtron Corporation | Multilayer electrodes for integrated circuit capacitors |
| US4982309A (en) * | 1989-07-17 | 1991-01-01 | National Semiconductor Corporation | Electrodes for electrical ceramic oxide devices |
| US5003428A (en) * | 1989-07-17 | 1991-03-26 | National Semiconductor Corporation | Electrodes for ceramic oxide capacitors |
| US5122923A (en) * | 1989-08-30 | 1992-06-16 | Nec Corporation | Thin-film capacitors and process for manufacturing the same |
| DE69123422T2 (de) * | 1990-04-24 | 1997-06-05 | Ramtron Int Corp | Halbleiteranordnung mit ferroelektrischem material und verfahren zu deren herstellung |
| JPH04364759A (ja) * | 1991-06-12 | 1992-12-17 | Kawasaki Steel Corp | 半導体装置及びその製造方法 |
| US5142437A (en) * | 1991-06-13 | 1992-08-25 | Ramtron Corporation | Conducting electrode layers for ferroelectric capacitors in integrated circuits and method |
| US5285017A (en) * | 1991-12-31 | 1994-02-08 | Intel Corporation | Embedded ground plane and shielding structures using sidewall insulators in high frequency circuits having vias |
| US5407855A (en) * | 1993-06-07 | 1995-04-18 | Motorola, Inc. | Process for forming a semiconductor device having a reducing/oxidizing conductive material |
-
1993
- 1993-06-07 US US08/072,012 patent/US5407855A/en not_active Expired - Lifetime
-
1994
- 1994-04-21 TW TW083103556A patent/TW278208B/zh not_active IP Right Cessation
- 1994-06-04 CN CN94106509A patent/CN1093319C/zh not_active Expired - Lifetime
- 1994-06-06 SG SG1996003545A patent/SG69959A1/en unknown
- 1994-06-06 DE DE69433582T patent/DE69433582T2/de not_active Expired - Lifetime
- 1994-06-06 EP EP94108641A patent/EP0629002B1/de not_active Expired - Lifetime
- 1994-06-07 KR KR1019940012702A patent/KR100354578B1/ko not_active IP Right Cessation
- 1994-06-07 JP JP6147041A patent/JPH0799290A/ja active Pending
- 1994-11-18 US US08/342,293 patent/US5510651A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0629002A1 (de) | 1994-12-14 |
| JPH0799290A (ja) | 1995-04-11 |
| SG69959A1 (en) | 2000-01-25 |
| KR950001909A (ko) | 1995-01-04 |
| US5407855A (en) | 1995-04-18 |
| CN1093319C (zh) | 2002-10-23 |
| US5510651A (en) | 1996-04-23 |
| TW278208B (de) | 1996-06-11 |
| CN1107611A (zh) | 1995-08-30 |
| EP0629002B1 (de) | 2004-03-03 |
| KR100354578B1 (ko) | 2002-12-18 |
| DE69433582T2 (de) | 2005-02-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69433582D1 (de) | Verfahren zur Bildung einer Halbleiteranordnung | |
| DE69317800D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69421592D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69330980D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69232432T2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69231803T2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69403593T2 (de) | Gerät und Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69032773T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69323979T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69503532D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69422265T2 (de) | Verfahren zur Herstellung einer strahlungsgeschützten Silizium-auf-Isolator Halbleiteranordnung | |
| DE69434695D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69634675D1 (de) | Verfahren zur Isolierung einer Halbleiteranordnung | |
| DE69030709D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69031702T2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69034069D1 (de) | Verfahren zur Verpackung einer Halbleitervorrichtung | |
| DE69416808D1 (de) | Verfahren zur Herstellung einer mehrschichtigen Halbleitervorrichtung | |
| DE69326908D1 (de) | Verfahren zur Herstellung einer Halbleiter-Anordnung | |
| DE69615642D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69031153D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE69024859D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE59206905D1 (de) | Verfahren zur Strukturierung einer Polysiliziumschicht | |
| DE69522413T2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE69600363T2 (de) | Verfahren zur Inbetriebnahme einer Halbleiterschaltung | |
| DE69416993T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8332 | No legal effect for de | ||
| 8370 | Indication related to discontinuation of the patent is to be deleted | ||
| 8364 | No opposition during term of opposition | ||
| 8327 | Change in the person/name/address of the patent owner |
Owner name: FREESCALE SEMICONDUCTOR, INC., AUSTIN, TEX., US |
|
| 8328 | Change in the person/name/address of the agent |
Representative=s name: SCHUMACHER & WILLSAU PATENTANWALTSGESELLSCHAFT MBH |