DE69508127T2 - Markierungssystem für Leiterplatten - Google Patents

Markierungssystem für Leiterplatten

Info

Publication number
DE69508127T2
DE69508127T2 DE69508127T DE69508127T DE69508127T2 DE 69508127 T2 DE69508127 T2 DE 69508127T2 DE 69508127 T DE69508127 T DE 69508127T DE 69508127 T DE69508127 T DE 69508127T DE 69508127 T2 DE69508127 T2 DE 69508127T2
Authority
DE
Germany
Prior art keywords
printed circuit
circuit boards
marking system
marking
boards
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69508127T
Other languages
English (en)
Other versions
DE69508127D1 (de
Inventor
Gianpaolo Antonello
Graziano Bagioni
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mania Tecnologie Italia SpA
Original Assignee
Circuit Line SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Circuit Line SpA filed Critical Circuit Line SpA
Publication of DE69508127D1 publication Critical patent/DE69508127D1/de
Application granted granted Critical
Publication of DE69508127T2 publication Critical patent/DE69508127T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/08Monitoring manufacture of assemblages
    • H05K13/082Integration of non-optical monitoring devices, i.e. using non-optical inspection means, e.g. electrical means, mechanical means or X-rays
DE69508127T 1994-02-24 1995-01-27 Markierungssystem für Leiterplatten Expired - Fee Related DE69508127T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI940342A IT1273339B (it) 1994-02-24 1994-02-24 Sistema di marcatura di circuiti stampati

Publications (2)

Publication Number Publication Date
DE69508127D1 DE69508127D1 (de) 1999-04-15
DE69508127T2 true DE69508127T2 (de) 1999-11-04

Family

ID=11367981

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69508127T Expired - Fee Related DE69508127T2 (de) 1994-02-24 1995-01-27 Markierungssystem für Leiterplatten

Country Status (6)

Country Link
US (1) US5523698A (de)
EP (1) EP0669797B1 (de)
CA (1) CA2141650C (de)
DE (1) DE69508127T2 (de)
ES (1) ES2130457T3 (de)
IT (1) IT1273339B (de)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE202019106179U1 (de) * 2019-11-06 2020-10-02 Ingun Prüfmittelbau Gmbh Markierungsvorrichtung zum Markieren von mit einer Prüfvorrichtung geprüften Schaltungskarten
DE202020101872U1 (de) * 2020-04-06 2021-01-26 Ingun Prüfmittelbau Gmbh Markierungsvorrichtung zum Markieren von mit einer Prüfvorrichtung geprüften Schaltungskarten
DE202020101881U1 (de) * 2020-04-06 2021-01-27 Ingun Prüfmittelbau Gmbh Markiereinheit mit Kontakt-Überwurfmutter

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5818248A (en) * 1996-07-29 1998-10-06 Delaware Capital Formation, Inc Loaded board test fixture with integral translator fixture for testing closely spaced test sites
KR100214644B1 (ko) * 1996-12-31 1999-08-02 구자홍 프로세서의 메모리 다중 액세스 회로
IT1290345B1 (it) * 1997-02-18 1998-10-22 Circuit Line Spa Metodo e dispositivo per la correzione dell'errore di allineamento fra aghi di test e punti di test nella fase di test elettrico di
IT1291643B1 (it) * 1997-04-22 1999-01-19 Circuit Line Spa Metodo di regolazione automatica per l'eliminazione dell'errore di centraggio in fase di test elettrico di circuiti stampati
DE102019129972A1 (de) * 2019-11-06 2021-05-06 Ingun Prüfmittelbau Gmbh Markierungsvorrichtung zum Markieren von mit einer Prüfvorrichtung geprüften Schaltungskarten

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3185927A (en) * 1961-01-31 1965-05-25 Kulicke & Soffa Mfg Co Probe instrument for inspecting semiconductor wafers including means for marking defective zones
DE2637877C3 (de) * 1976-08-23 1979-09-27 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung zum Prüfen der Funktionsfähigkeit einer elektrischen Baugruppe
JPS5749844A (en) * 1980-09-10 1982-03-24 Hitachi Ltd Inspecting device for defect of circuit pattern on printed circuit board
JPS57170551U (de) * 1981-04-22 1982-10-27
DE3123031A1 (de) * 1981-06-10 1983-01-05 Siemens AG, 1000 Berlin und 8000 München Verfahren zur kennzeichnung von halbleiterchips und kennzeichenbarer halbleiterchip
US5416428A (en) * 1993-02-09 1995-05-16 Everett Charles Technologies, Inc. Marker probe

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE202019106179U1 (de) * 2019-11-06 2020-10-02 Ingun Prüfmittelbau Gmbh Markierungsvorrichtung zum Markieren von mit einer Prüfvorrichtung geprüften Schaltungskarten
DE202020101872U1 (de) * 2020-04-06 2021-01-26 Ingun Prüfmittelbau Gmbh Markierungsvorrichtung zum Markieren von mit einer Prüfvorrichtung geprüften Schaltungskarten
DE202020101881U1 (de) * 2020-04-06 2021-01-27 Ingun Prüfmittelbau Gmbh Markiereinheit mit Kontakt-Überwurfmutter

Also Published As

Publication number Publication date
DE69508127D1 (de) 1999-04-15
CA2141650A1 (en) 1995-08-25
EP0669797A1 (de) 1995-08-30
ES2130457T3 (es) 1999-07-01
EP0669797B1 (de) 1999-03-10
ITMI940342A0 (it) 1994-02-24
US5523698A (en) 1996-06-04
ITMI940342A1 (it) 1995-08-24
CA2141650C (en) 2002-12-24
IT1273339B (it) 1997-07-08

Similar Documents

Publication Publication Date Title
DE69611020D1 (de) Prepreg für Leiterplatten
DE29514398U1 (de) Abschirmung für Flachbaugruppen
DE69516042T2 (de) Winkelverbinder für Leiterplatten
DE69400551D1 (de) Verbinderanordnung für gedruckte Leiterplatte
DE69209921D1 (de) Randverbinder für Leiterkarten
DE69925880D1 (de) Verbindungsverfahren für Leiterplatte
DE69226937D1 (de) Prüfverfahren für Leiterplatten
DE69400238D1 (de) Befestigungsvorrichtung für Leiterplatten
DE69702025T2 (de) Motorhalterung für gedruckte Schaltungsplatten
DE69631236D1 (de) Gedruckte Schaltungsplatten
DE69508127D1 (de) Markierungssystem für Leiterplatten
DE59206942D1 (de) Anschlussklemmleiste für gedruckte Leiterplatten
DE29720772U1 (de) Abstandshalter für Leiterplatten
DE69836606D1 (de) Sicherheitsmerkmal für gedruckte Leiterplatten
DE9410919U1 (de) Mehrpolige Anschlußklemmen-Stiftleiste für Leiterplatten
KR950029030U (ko) 인쇄회로기판의 위치 고정장치
KR960009581U (ko) 검사용 인쇄회로 기판
DE9413196U1 (de) Steckverbindung für Leiterplatten
DE59603396D1 (de) Anschlussklemmenleiste für Leiterplatten
DE29607758U1 (de) Kontaktleiste für Leiterplatten
KR960003540U (ko) 인쇄회로기판 고정장치
DE9321398U1 (de) Traggestell für Leiterplatten
DE69702436T2 (de) Steckverbinder für eine gedruckte Leiterplatte
KR950028995U (ko) 인쇄회로기판
KR960026283U (ko) 인쇄 회로 기판

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: MANIA TECNOLOGIE ITALIA S.P.A., VERONA, IT

8339 Ceased/non-payment of the annual fee