DE69525120T2 - Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern - Google Patents

Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern

Info

Publication number
DE69525120T2
DE69525120T2 DE69525120T DE69525120T DE69525120T2 DE 69525120 T2 DE69525120 T2 DE 69525120T2 DE 69525120 T DE69525120 T DE 69525120T DE 69525120 T DE69525120 T DE 69525120T DE 69525120 T2 DE69525120 T2 DE 69525120T2
Authority
DE
Germany
Prior art keywords
host computers
processing input
multiple host
output requests
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69525120T
Other languages
English (en)
Other versions
DE69525120D1 (de
Inventor
Susumu Koyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69525120D1 publication Critical patent/DE69525120D1/de
Publication of DE69525120T2 publication Critical patent/DE69525120T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/126Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0682Tape device
DE69525120T 1994-09-01 1995-07-31 Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern Expired - Fee Related DE69525120T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20850694A JP3474646B2 (ja) 1994-09-01 1994-09-01 入出力制御装置及び入出力制御方法

Publications (2)

Publication Number Publication Date
DE69525120D1 DE69525120D1 (de) 2002-03-14
DE69525120T2 true DE69525120T2 (de) 2002-06-13

Family

ID=16557292

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69525120T Expired - Fee Related DE69525120T2 (de) 1994-09-01 1995-07-31 Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern
DE69535635T Expired - Fee Related DE69535635T2 (de) 1994-09-01 1995-07-31 Vefahren und Vorrichtung zur Ein-/Ausgabeanforderungsverarbeitung mit einer Mehrzahl von Kanalbussen

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69535635T Expired - Fee Related DE69535635T2 (de) 1994-09-01 1995-07-31 Vefahren und Vorrichtung zur Ein-/Ausgabeanforderungsverarbeitung mit einer Mehrzahl von Kanalbussen

Country Status (4)

Country Link
US (3) US5781800A (de)
EP (4) EP1939755A3 (de)
JP (1) JP3474646B2 (de)
DE (2) DE69525120T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3474646B2 (ja) * 1994-09-01 2003-12-08 富士通株式会社 入出力制御装置及び入出力制御方法
US6330585B1 (en) * 1998-10-14 2001-12-11 International Business Machines Corporation Transfer information using optical fiber connections
US6240446B1 (en) 1998-10-14 2001-05-29 International Business Machines Corporation Multiplexing of multiple data packets for multiple input/output operations between multiple input/output devices and a channel subsystem having multiple channels
US6185631B1 (en) 1998-10-14 2001-02-06 International Business Machines Corporation Program for transferring execution of certain channel functions to a control unit and having means for combining certain commands and data packets in one sequence
US6434637B1 (en) * 1998-12-31 2002-08-13 Emc Corporation Method and apparatus for balancing workloads among paths in a multi-path computer system based on the state of previous I/O operations
US6820115B1 (en) * 1999-04-09 2004-11-16 Nortel Networks Limited Apparatus and method for mediating message transmission across a network
US6609165B1 (en) 1999-09-27 2003-08-19 International Business Machines Corporation Method and apparatus for using fibre channel extended link service commands in a point-to-point configuration
US6499066B1 (en) 1999-09-27 2002-12-24 International Business Machines Corporation Method and apparatus for using fibre channel test extended link service commands for interprocess communication
US20030079018A1 (en) * 2001-09-28 2003-04-24 Lolayekar Santosh C. Load balancing in a storage network
JP2005115600A (ja) 2003-10-07 2005-04-28 Hitachi Ltd 情報処理装置及び方法
US7574548B2 (en) * 2007-09-12 2009-08-11 International Business Machines Corporation Dynamic data transfer control method and apparatus for shared SMP computer systems
CN101539771B (zh) * 2008-03-21 2012-09-19 鸿富锦精密工业(深圳)有限公司 主设备对从设备的自动定址系统
US8966126B2 (en) 2012-04-10 2015-02-24 Oracle International Corporation Multiple path load distribution for host communication with a tape storage drive
US8769162B2 (en) * 2012-04-10 2014-07-01 Oracle International Corporation Multiple path load distribution for host communication with a tape storage device
US10055368B2 (en) * 2016-02-26 2018-08-21 Sandisk Technologies Llc Mobile device and method for synchronizing use of the mobile device's communications port among a plurality of applications

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4191997A (en) * 1978-04-10 1980-03-04 International Business Machines Corporation Circuits and methods for multiple control in data processing systems
US4310882A (en) * 1978-12-28 1982-01-12 International Business Machines Corporation DAS Device command execution sequence
JPS5654535A (en) * 1979-10-08 1981-05-14 Hitachi Ltd Bus control system
JPS5947625A (ja) * 1982-09-13 1984-03-17 Fujitsu Ltd 入出力割り込み方式
US4901232A (en) * 1983-05-19 1990-02-13 Data General Corporation I/O controller for controlling the sequencing of execution of I/O commands and for permitting modification of I/O controller operation by a host processor
US4706190A (en) * 1983-09-22 1987-11-10 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in digital computer system
USH696H (en) * 1984-07-03 1989-10-03 Cpt Corporation System for accessing shared resource device by intelligent user devices
US4815074A (en) * 1986-08-01 1989-03-21 General Datacomm, Inc. High speed bit interleaved time division multiplexer for multinode communication systems
JPH0752420B2 (ja) * 1986-09-10 1995-06-05 株式会社日立製作所 入出力装置アドレス方式
US4821170A (en) 1987-04-17 1989-04-11 Tandem Computers Incorporated Input/output system for multiprocessors
US5129090A (en) * 1988-05-26 1992-07-07 Ibm Corporation System bus preempt for 80386 when running in an 80386/82385 microcomputer system with arbitration
JPH0267653A (ja) * 1988-09-01 1990-03-07 Fujitsu Ltd ポインタ制御方式
US5179667A (en) * 1988-09-14 1993-01-12 Silicon Graphics, Inc. Synchronized DRAM control apparatus using two different clock rates
FR2644260B1 (fr) * 1989-03-08 1993-10-29 Nec Corp Dispositif de commande d'acces en memoire pouvant proceder a une commande simple
JPH0831077B2 (ja) * 1989-04-07 1996-03-27 富士通株式会社 入出力サブシステムのチャネルパス負荷率均等化方法
DE69029760T2 (de) * 1989-05-15 1997-07-17 Ibm Dateiverriegelung in einem verteilten Dateisystem
US5276678A (en) * 1990-06-18 1994-01-04 Intelect, Inc. Distributed switching and telephone conferencing system
US5255372A (en) * 1990-08-31 1993-10-19 International Business Machines Corporation Apparatus for efficiently interconnecing channels of a multiprocessor system multiplexed via channel adapters
JPH04167648A (ja) * 1990-10-29 1992-06-15 Fujitsu Ltd データ伝送装置
US5241630A (en) * 1990-11-13 1993-08-31 Compaq Computer Corp. Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device
JPH04373056A (ja) * 1991-06-21 1992-12-25 Matsushita Electric Ind Co Ltd 割り込みコントローラ
IE922761A1 (en) * 1992-10-21 1994-05-04 Digital Equipment Internat Ltd Port controller
US5572694A (en) * 1992-11-25 1996-11-05 Fujitsu Limited Virtual system for detecting access paths belonging to same group from plurality of access paths to reach device designated by command with reference to table
US5526484A (en) * 1992-12-10 1996-06-11 International Business Machines Corporation Method and system for pipelining the processing of channel command words
US5509126A (en) * 1993-03-16 1996-04-16 Apple Computer, Inc. Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface
JP3474646B2 (ja) * 1994-09-01 2003-12-08 富士通株式会社 入出力制御装置及び入出力制御方法
US5933648A (en) * 1996-12-20 1999-08-03 Intel Corporation Configurable arbitration device for controlling the access of components to an arbiter or the like based on a control input

Also Published As

Publication number Publication date
EP1939755A3 (de) 2008-07-30
JPH0877092A (ja) 1996-03-22
EP1939755A2 (de) 2008-07-02
EP1143342B1 (de) 2007-10-31
EP1143343A2 (de) 2001-10-10
US6029008A (en) 2000-02-22
EP1143343A3 (de) 2004-10-06
DE69535635T2 (de) 2008-07-10
EP1143342A3 (de) 2004-10-06
EP0703535B1 (de) 2002-01-23
DE69535635D1 (de) 2007-12-13
US5781800A (en) 1998-07-14
EP0703535A2 (de) 1996-03-27
US20010034801A1 (en) 2001-10-25
US6366963B2 (en) 2002-04-02
JP3474646B2 (ja) 2003-12-08
EP0703535A3 (de) 1996-10-02
DE69525120D1 (de) 2002-03-14
EP1143342A2 (de) 2001-10-10

Similar Documents

Publication Publication Date Title
DE69518862T2 (de) Verfahren und Vorrichtung zur Verarbeitung von Videodaten
DE69424115T2 (de) Rechnersystem und Verfahren zur Verarbeitung von Vektordaten
DE69329144D1 (de) Verfahren und gerät zur verarbeitung von datenfolgen
DE69628087D1 (de) Vorrichtung und Verfahren zur Verwaltung von Rechnerprozessen
DE3752300T2 (de) Ein-/Ausgabegerät und Verfahren zur Verarbeitung von Bilddaten
DE69631107D1 (de) Verfahren und vorrichtung zur pufferbehandlung für computergerät ein-/ausgabe
DE69636438D1 (de) Verfahren und vorrichtung zur gestaltung von gefässprothesen
DE69528217D1 (de) Vorrichtung und Verfahren zur Bearbeitung von Substraten
DE69624177T2 (de) Verfahren und Vorrichtung zur Datenverarbeitung
DE69418776D1 (de) Verfahren und Vorrichtung zur Eingabe von Musikdaten
DE69519887D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Sprachinformation
DE69627604D1 (de) Verfahren und vorrichtung zum verarbeiten von e/a-anforderungen
DE69525120D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern
DE69320689T2 (de) Vorrichtung und Verfahren zur Verarbeitung von Bilddaten
DE69118073D1 (de) Verfahren und Einrichtung zur verteilten Verarbeitung von Bildschirmdaten
DE69615733D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Bildern
DE69616505T2 (de) Verfahren und gerät zur verarbeitung von winkeldaten eines kodierers
DE69621873D1 (de) Verfahren und Gerät zur Verarbeitung von Bürsten
DE69633589D1 (de) Verfahren und Gerät zur Verarbeitung von visuellen Informationen
DE69030941D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Bild-Daten
DE69518128T2 (de) Bilddatenverarbeitungsvorrichtung mit Bilddatenteilungsfunktion und Verfahren zur Verarbeitung von Bilddaten
DE69830583D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Bilddaten
DE69119675D1 (de) Verfahren und Einrichtung zur Verarbeitung von Bilddaten
DE59408462D1 (de) Vorrichtung und Verfahren zur Datenverarbeitung
DE69427331D1 (de) Verfahren und Vorrichtung zur Verarbeitung von Signalen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee