DE69608124D1 - Prozessorunabhängige fehlerprüfungsanordnung - Google Patents

Prozessorunabhängige fehlerprüfungsanordnung

Info

Publication number
DE69608124D1
DE69608124D1 DE69608124T DE69608124T DE69608124D1 DE 69608124 D1 DE69608124 D1 DE 69608124D1 DE 69608124 T DE69608124 T DE 69608124T DE 69608124 T DE69608124 T DE 69608124T DE 69608124 D1 DE69608124 D1 DE 69608124D1
Authority
DE
Germany
Prior art keywords
processor
processors
independent
bus
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69608124T
Other languages
English (en)
Other versions
DE69608124T2 (de
Inventor
William D Mohat
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ABB Automation Inc
Original Assignee
ABB Automation Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ABB Automation Inc filed Critical ABB Automation Inc
Application granted granted Critical
Publication of DE69608124D1 publication Critical patent/DE69608124D1/de
Publication of DE69608124T2 publication Critical patent/DE69608124T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
DE69608124T 1995-12-18 1996-12-12 Prozessorunabhängige fehlerprüfungsanordnung Expired - Fee Related DE69608124T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57408895A 1995-12-18 1995-12-18
PCT/EP1996/005548 WO1997022929A1 (en) 1995-12-18 1996-12-12 Processor independent error checking arrangement

Publications (2)

Publication Number Publication Date
DE69608124D1 true DE69608124D1 (de) 2000-06-08
DE69608124T2 DE69608124T2 (de) 2001-04-26

Family

ID=24294648

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69608124T Expired - Fee Related DE69608124T2 (de) 1995-12-18 1996-12-12 Prozessorunabhängige fehlerprüfungsanordnung

Country Status (6)

Country Link
US (1) US5764660A (de)
EP (1) EP0868692B1 (de)
AU (1) AU1270497A (de)
CA (1) CA2240932C (de)
DE (1) DE69608124T2 (de)
WO (1) WO1997022929A1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6256753B1 (en) * 1998-06-30 2001-07-03 Sun Microsystems, Inc. Bus error handling in a computer system
SE515461C2 (sv) * 1998-10-05 2001-08-06 Ericsson Telefon Ab L M Metod och arrangemang för minneshantering
DE10036598A1 (de) * 2000-07-27 2002-02-14 Infineon Technologies Ag Anordnung zur Überwachung des ordnungsgemäßen Betriebes von die selben oder einander entsprechende Aktionen ausführenden Komponenten eines elektrischen Systems
US7017073B2 (en) * 2001-02-28 2006-03-21 International Business Machines Corporation Method and apparatus for fault-tolerance via dual thread crosschecking
US6920581B2 (en) * 2002-01-02 2005-07-19 Intel Corporation Method and apparatus for functional redundancy check mode recovery
US7237144B2 (en) * 2004-04-06 2007-06-26 Hewlett-Packard Development Company, L.P. Off-chip lockstep checking
US7502958B2 (en) * 2004-10-25 2009-03-10 Hewlett-Packard Development Company, L.P. System and method for providing firmware recoverable lockstep protection
US7627781B2 (en) * 2004-10-25 2009-12-01 Hewlett-Packard Development Company, L.P. System and method for establishing a spare processor for recovering from loss of lockstep in a boot processor
US7818614B2 (en) * 2004-10-25 2010-10-19 Hewlett-Packard Development Company, L.P. System and method for reintroducing a processor module to an operating system after lockstep recovery
US20060107116A1 (en) * 2004-10-25 2006-05-18 Michaelis Scott L System and method for reestablishing lockstep for a processor module for which loss of lockstep is detected
US7356733B2 (en) * 2004-10-25 2008-04-08 Hewlett-Packard Development Company, L.P. System and method for system firmware causing an operating system to idle a processor
US7366948B2 (en) * 2004-10-25 2008-04-29 Hewlett-Packard Development Company, L.P. System and method for maintaining in a multi-processor system a spare processor that is in lockstep for use in recovering from loss of lockstep for another processor
US7308566B2 (en) * 2004-10-25 2007-12-11 Hewlett-Packard Development Company, L.P. System and method for configuring lockstep mode of a processor module
US7516359B2 (en) * 2004-10-25 2009-04-07 Hewlett-Packard Development Company, L.P. System and method for using information relating to a detected loss of lockstep for determining a responsive action
US7624302B2 (en) 2004-10-25 2009-11-24 Hewlett-Packard Development Company, L.P. System and method for switching the role of boot processor to a spare processor responsive to detection of loss of lockstep in a boot processor
DE102004058288A1 (de) * 2004-12-02 2006-06-08 Robert Bosch Gmbh Vorrichtung und Verfahren zur Behebung von Fehlern bei einem Prozessor mit zwei Ausführungseinheiten
US7747932B2 (en) * 2005-06-30 2010-06-29 Intel Corporation Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
DE102006036384A1 (de) * 2005-08-11 2007-03-29 Continental Teves Ag & Co. Ohg Mikroprozessorsystem zur Steuerung bzw. Regelung von zumindest zum Teil sicherheitskritischen Prozessen
US8549389B2 (en) * 2011-05-24 2013-10-01 Honeywell International Inc. Systems and methods for 1553 bus operation self checking
CN115167933B (zh) * 2022-09-08 2022-12-02 深圳市恒运昌真空技术有限公司 一种双处理器设备及其控制方法和处理器

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4049957A (en) * 1971-06-23 1977-09-20 Hitachi, Ltd. Dual computer system
IT1014277B (it) * 1974-06-03 1977-04-20 Cselt Centro Studi Lab Telecom Sistema di controllo di elaboratori di processo operanti in parallelo
US4456952A (en) * 1977-03-17 1984-06-26 Honeywell Information Systems Inc. Data processing system having redundant control processors for fault detection
GB2019622B (en) * 1978-04-14 1982-04-07 Lucas Industries Ltd Digital computing apparatus
US4633039A (en) * 1980-12-29 1986-12-30 Gte Communication Systems Corp. Master-slave microprocessor control circuit
JPS58221453A (ja) * 1982-06-17 1983-12-23 Toshiba Corp 多重系情報処理装置
US4907228A (en) * 1987-09-04 1990-03-06 Digital Equipment Corporation Dual-rail processor with error checking at single rail interfaces
EP0306211A3 (de) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronisiertes Doppelrechnersystem
JPH0792764B2 (ja) * 1988-05-25 1995-10-09 日本電気株式会社 マイクロプロセッサ
JPH05265790A (ja) * 1992-03-19 1993-10-15 Yokogawa Electric Corp マイクロプロセッサ装置
US5434997A (en) * 1992-10-02 1995-07-18 Compaq Computer Corp. Method and apparatus for testing and debugging a tightly coupled mirrored processing system

Also Published As

Publication number Publication date
DE69608124T2 (de) 2001-04-26
WO1997022929A1 (en) 1997-06-26
AU1270497A (en) 1997-07-14
CA2240932C (en) 2002-03-26
US5764660A (en) 1998-06-09
CA2240932A1 (en) 1997-06-26
EP0868692A1 (de) 1998-10-07
EP0868692B1 (de) 2000-05-03

Similar Documents

Publication Publication Date Title
DE69608124D1 (de) Prozessorunabhängige fehlerprüfungsanordnung
US6260162B1 (en) Test mode programmable reset for a watchdog timer
US4845712A (en) State machine checker
GB1462690A (en) Computer comprising three data processors
US20020019951A1 (en) Timer adjusting system
EP0510241A2 (de) Ausbaubarer- und abbaubarer Rechner
US4665522A (en) Multi-channel redundant processing systems
DE69903630T2 (de) Mehrprozessorsystembrücke
EP0242879A2 (de) Datenprozessor mit Wartesteuerung, die Hochgeschwindigkeitszugriff gestattet
US5235602A (en) Synchronous/asynchronous i/o channel check and parity check detector
US5996038A (en) Individually resettable bus expander bridge mechanism
US5261056A (en) N-port wide bandwidth cross-link register
JPS62293441A (ja) デ−タ出力方式
RU1807496C (ru) Устройство дл обмена данными
Smith et al. Development and evaluation of a fault-tolerant multiprocessor (FTMP) computer
Fang et al. Hardware auto-identification and software auto-configuration for the TLV320AIC10 DSP Codec—a “plug-and-play” algorithm
JPH01223521A (ja) 大規模集積回路
JPS62256160A (ja) プロセツサ間レジスタの同時アクセス防止方式
JPS62134729A (ja) 分散形プロセツサシステム
JPH09305423A (ja) 演算処理装置
JPS59214957A (ja) ウオツチ・ドツグ・タイマ回路
JPH0338729A (ja) 割り込み処理回路
JP2001022710A (ja) 複数のバス制御装置を有するシステム
JPS63271512A (ja) 複数の中央演算処理装置のリセツト回路
JPS6158856B2 (de)

Legal Events

Date Code Title Description
8332 No legal effect for de
8370 Indication of lapse of patent is to be deleted
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee