DE69626441T2 - Speicherentwurf für IC-Anschlüsse - Google Patents

Speicherentwurf für IC-Anschlüsse

Info

Publication number
DE69626441T2
DE69626441T2 DE69626441T DE69626441T DE69626441T2 DE 69626441 T2 DE69626441 T2 DE 69626441T2 DE 69626441 T DE69626441 T DE 69626441T DE 69626441 T DE69626441 T DE 69626441T DE 69626441 T2 DE69626441 T2 DE 69626441T2
Authority
DE
Germany
Prior art keywords
connections
memory design
memory
design
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69626441T
Other languages
English (en)
Other versions
DE69626441D1 (de
Inventor
Lee D Whetsel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69626441D1 publication Critical patent/DE69626441D1/de
Publication of DE69626441T2 publication Critical patent/DE69626441T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31715—Testing of input or output circuits; test of circuitry between the I/C pins and the functional core, e.g. testing of input or output driver, receiver, buffer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
DE69626441T 1995-05-31 1996-05-31 Speicherentwurf für IC-Anschlüsse Expired - Lifetime DE69626441T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US45796995A 1995-05-31 1995-05-31

Publications (2)

Publication Number Publication Date
DE69626441D1 DE69626441D1 (de) 2003-04-10
DE69626441T2 true DE69626441T2 (de) 2003-12-18

Family

ID=23818810

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69626441T Expired - Lifetime DE69626441T2 (de) 1995-05-31 1996-05-31 Speicherentwurf für IC-Anschlüsse

Country Status (5)

Country Link
US (3) US5656953A (de)
EP (2) EP1233277A3 (de)
JP (3) JPH09180440A (de)
KR (1) KR960043188A (de)
DE (1) DE69626441T2 (de)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3607760B2 (ja) * 1995-10-13 2005-01-05 富士通株式会社 半導体集積回路装置
US5969538A (en) 1996-10-31 1999-10-19 Texas Instruments Incorporated Semiconductor wafer with interconnect between dies for testing and a process of testing
US6282506B1 (en) * 1996-02-20 2001-08-28 Matsushita Electric Industrial Co., Ltd. Method of designing semiconductor integrated circuit
US6260165B1 (en) 1996-10-18 2001-07-10 Texas Instruments Incorporated Accelerating scan test by re-using response data as stimulus data
US5958076A (en) * 1996-10-29 1999-09-28 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit
US6172519B1 (en) 1997-12-18 2001-01-09 Xilinx, Inc. Bus-hold circuit having a defined state during set-up of an in-system programmable device
US6070259A (en) * 1998-01-15 2000-05-30 Lsi Logic Corporation Dynamic logic element having non-invasive scan chain insertion
US6408413B1 (en) 1998-02-18 2002-06-18 Texas Instruments Incorporated Hierarchical access of test access ports in embedded core integrated circuits
US6405335B1 (en) 1998-02-25 2002-06-11 Texas Instruments Incorporated Position independent testing of circuits
US6289476B1 (en) * 1998-06-10 2001-09-11 Micron Technology, Inc. Method and apparatus for testing the timing of integrated circuits
US6560734B1 (en) 1998-06-19 2003-05-06 Texas Instruments Incorporated IC with addressable test port
US6169418B1 (en) * 1998-06-24 2001-01-02 S3 Incorporated Efficient routing from multiple sources to embedded DRAM and other large circuit blocks
US6519729B1 (en) 1998-06-27 2003-02-11 Texas Instruments Incorporated Reduced power testing with equally divided scan paths
US6266801B1 (en) * 1998-09-15 2001-07-24 Adaptec, Inc. Boundary-scan cells with improved timing characteristics
US6137310A (en) * 1999-02-19 2000-10-24 Teradyne, Inc. Serial switch driver architecture for automatic test equipment
US7058862B2 (en) * 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state
US6728915B2 (en) 2000-01-10 2004-04-27 Texas Instruments Incorporated IC with shared scan cells selectively connected in scan path
US7404127B2 (en) * 2000-01-10 2008-07-22 Texas Instruments Incorporated Circuitry with multiplexed dedicated and shared scan path cells
US6769080B2 (en) 2000-03-09 2004-07-27 Texas Instruments Incorporated Scan circuit low power adapter with counter
US20020070744A1 (en) * 2000-12-07 2002-06-13 Linn Scott A. Automatic scan pad assignment utilizing I/O pad architecture
US6694463B2 (en) * 2001-01-16 2004-02-17 Atmel Corporation Input/output continuity test mode circuit
US6798237B1 (en) 2001-08-29 2004-09-28 Altera Corporation On-chip impedance matching circuit
US7109744B1 (en) 2001-12-11 2006-09-19 Altera Corporation Programmable termination with DC voltage level control
US6812734B1 (en) 2001-12-11 2004-11-02 Altera Corporation Programmable termination with DC voltage level control
AU2003290620A1 (en) * 2002-11-14 2004-06-03 Logicvision, Inc. Boundary scan with strobed pad driver enable
US6888370B1 (en) 2003-08-20 2005-05-03 Altera Corporation Dynamically adjustable termination impedance control techniques
US7218155B1 (en) 2005-01-20 2007-05-15 Altera Corporation Techniques for controlling on-chip termination resistance using voltage range detection
US7221193B1 (en) 2005-01-20 2007-05-22 Altera Corporation On-chip termination with calibrated driver strength
US7679397B1 (en) 2005-08-05 2010-03-16 Altera Corporation Techniques for precision biasing output driver for a calibrated on-chip termination circuit
KR100782328B1 (ko) * 2006-08-11 2007-12-06 삼성전자주식회사 페일 세이프 ｉｏ 회로를 구비하는 반도체 집적회로 장치및 이를 포함하는 전자 기기
TWI308223B (en) * 2006-10-05 2009-04-01 Princeton Technology Corp Chip testing device and system
CN101191816B (zh) * 2006-11-23 2010-07-28 普诚科技股份有限公司 芯片测试系统
DE102007006385B4 (de) 2007-02-08 2019-02-14 Infineon Technologies Ag Eine Schaltkreis-Anordnung, ein Prozessor mit einer Schaltkreis-Anordnung, ein elektrisches Gerät und ein Verfahren zum Betreiben einer Schaltkreis-Anordnung
US20130173978A1 (en) * 2012-01-01 2013-07-04 Hiroyuki Sasaya Multiple input and/or output data for boundary scan nodes
WO2016003948A1 (en) 2014-06-30 2016-01-07 The Procter & Gamble Company Personal care compositions and methods

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3739193A (en) * 1971-01-11 1973-06-12 Rca Corp Logic circuit
US4669061A (en) * 1984-12-21 1987-05-26 Digital Equipment Corporation Scannable flip-flop
KR900002770B1 (ko) * 1986-08-04 1990-04-30 미쓰비시 뎅끼 가부시끼가이샤 반도체 집적회로장치
JPH06105285B2 (ja) * 1986-08-22 1994-12-21 三菱電機株式会社 半導体集積回路装置
US4969121A (en) * 1987-03-02 1990-11-06 Altera Corporation Programmable integrated circuit logic array device having improved microprocessor connectability
GB2220272B (en) * 1988-06-29 1992-09-30 Texas Instruments Ltd Improvements in or relating to integrated circuits
US5084874A (en) * 1988-09-07 1992-01-28 Texas Instruments Incorporated Enhanced test circuit
JPH0654344B2 (ja) * 1988-09-07 1994-07-20 株式会社豊田中央研究所 スキャンパス回路
JPH0789143B2 (ja) * 1988-12-08 1995-09-27 日本電気株式会社 半導体集積回路装置
JPH03174634A (ja) * 1989-12-01 1991-07-29 Mitsubishi Electric Corp 半導体集積回路
JP2626920B2 (ja) * 1990-01-23 1997-07-02 三菱電機株式会社 スキャンテスト回路およびそれを用いた半導体集積回路装置
JP2946658B2 (ja) * 1990-06-29 1999-09-06 日本電気株式会社 フリップフロップ回路
US5134314A (en) * 1990-12-18 1992-07-28 Vlsi Technology, Inc. Automatic pin circuitry shutoff for an integrated circuit
US5107148A (en) * 1991-04-12 1992-04-21 Motorola, Inc. Bidirectional buffer having tri-state buffers for circuit isolation
TW198159B (de) * 1991-05-31 1993-01-11 Philips Gloeicampenfabrieken Nv
JPH05107295A (ja) * 1991-06-10 1993-04-27 Internatl Business Mach Corp <Ibm> 集積回路デバイスの試験とその方法
JP3057814B2 (ja) * 1991-06-26 2000-07-04 日本電気株式会社 半導体集積回路
EP0522413A3 (en) * 1991-07-03 1993-03-03 Hughes Aircraft Company A high impedance technique for testing interconnections in digital systems
JP2741119B2 (ja) * 1991-09-17 1998-04-15 三菱電機株式会社 バイパススキャンパスおよびそれを用いた集積回路装置
JP3096381B2 (ja) * 1992-10-09 2000-10-10 ヒュンダイ エレクトロニクス アメリカ ラッチ出力付メモリ
US5450415A (en) * 1992-11-25 1995-09-12 Matsushita Electric Industrial Co., Ltd. Boundary scan cell circuit and boundary scan test circuit
US5450418A (en) * 1992-12-23 1995-09-12 Advanced Micro Devices, Inc. Pseudo master slave capture mechanism for scan elements
US5420874A (en) * 1993-04-20 1995-05-30 Advanced Micro Devices, Inc. Testing of electrical circuits
US5469473A (en) * 1994-04-15 1995-11-21 Texas Instruments Incorporated Transceiver circuit with transition detection
EP0717287B1 (de) * 1994-12-16 2004-10-13 Texas Instruments Incorporated Eingabe und Ausgabe-Abtastzellen
JP4159657B2 (ja) * 1998-07-13 2008-10-01 株式会社ルネサステクノロジ 同期型半導体記憶装置

Also Published As

Publication number Publication date
JPH09180440A (ja) 1997-07-11
EP1233277A2 (de) 2002-08-21
JP4977479B2 (ja) 2012-07-18
US5852364A (en) 1998-12-22
JP5134106B2 (ja) 2013-01-30
US5883524A (en) 1999-03-16
JP2011141291A (ja) 2011-07-21
KR960043188A (ko) 1996-12-23
EP1233277A3 (de) 2003-05-07
DE69626441D1 (de) 2003-04-10
EP0745936A1 (de) 1996-12-04
US5656953A (en) 1997-08-12
EP0745936B1 (de) 2003-03-05
JP2007180562A (ja) 2007-07-12

Similar Documents

Publication Publication Date Title
DE69626441D1 (de) Speicherentwurf für IC-Anschlüsse
DE69616081T2 (de) Verbindungsschema für integrierte schaltungen
DE69617304D1 (de) IC Karte
DE69835896D1 (de) Leseverstärker für flash-speicher
DE69624160T2 (de) Verbinderanordnung für integrierte Schaltungskarte
DE69637344D1 (de) Halbleiterspeicher
KR960008845A (ko) 반도체 기억장치
DE69525421D1 (de) Integrierte Speicherschaltungsanordnung
DE69630858D1 (de) Vorladungsschaltung für eine Halbleiterspeicheranordnung
DE69515951D1 (de) Speicherkarte
DE69621985T2 (de) Speicherchiparchitektur
DE69520333D1 (de) Halbleiterspeicher
DE69520254D1 (de) Halbleiterspeicher
DE19680964T1 (de) Speichertestgerät
KR960012033A (ko) 반도체 기억장치
DE69513892T2 (de) Speicherkarte
DE69616710T2 (de) Halbleiterspeicher
DE69626945T2 (de) Aktiver Steckverbinder für Chipkarte
KR960011703A (ko) 반도체 메모리
DE69526834D1 (de) Halbleiterspeicher
KR960012034A (ko) 반도체 메모리
DE69510126D1 (de) Prüfbare Speicheranordnung
DE69631384T2 (de) Verbesserungen an chipkarten
DE69616021D1 (de) Spannungserhöhungsschaltung für Speichervorrichtung
DE69605052T2 (de) Speicherkartensteckverbinder

Legal Events

Date Code Title Description
8364 No opposition during term of opposition