DE69628964D1 - Harzvergossenes Halbleiterbauteil und Herstellungsverfahren - Google Patents

Harzvergossenes Halbleiterbauteil und Herstellungsverfahren

Info

Publication number
DE69628964D1
DE69628964D1 DE69628964T DE69628964T DE69628964D1 DE 69628964 D1 DE69628964 D1 DE 69628964D1 DE 69628964 T DE69628964 T DE 69628964T DE 69628964 T DE69628964 T DE 69628964T DE 69628964 D1 DE69628964 D1 DE 69628964D1
Authority
DE
Germany
Prior art keywords
semiconductor device
manufacturing process
resin molded
molded semiconductor
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69628964T
Other languages
English (en)
Other versions
DE69628964T2 (de
Inventor
Tetsuya Ootsuki
Tadami Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of DE69628964D1 publication Critical patent/DE69628964D1/de
Application granted granted Critical
Publication of DE69628964T2 publication Critical patent/DE69628964T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
DE69628964T 1995-03-17 1996-03-15 Harzvergossenes Halbleiterbauteil und Herstellungsverfahren Expired - Fee Related DE69628964T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP8651695 1995-03-17
JP8651695 1995-03-17
JP34532895 1995-12-07
JP34532895A JP3309686B2 (ja) 1995-03-17 1995-12-07 樹脂封止型半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
DE69628964D1 true DE69628964D1 (de) 2003-08-14
DE69628964T2 DE69628964T2 (de) 2004-05-27

Family

ID=26427621

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69628964T Expired - Fee Related DE69628964T2 (de) 1995-03-17 1996-03-15 Harzvergossenes Halbleiterbauteil und Herstellungsverfahren

Country Status (9)

Country Link
US (1) US5777380A (de)
EP (1) EP0732744B1 (de)
JP (1) JP3309686B2 (de)
KR (1) KR100359399B1 (de)
CN (2) CN1138303C (de)
DE (1) DE69628964T2 (de)
HK (1) HK1013734A1 (de)
SG (1) SG54260A1 (de)
TW (1) TW309649B (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6861735B2 (en) * 1997-06-27 2005-03-01 Matsushita Electric Industrial Co., Ltd. Resin molded type semiconductor device and a method of manufacturing the same
JP2915892B2 (ja) * 1997-06-27 1999-07-05 松下電子工業株式会社 樹脂封止型半導体装置およびその製造方法
US5981987A (en) 1997-12-02 1999-11-09 Nurlogic Design, Inc. Power ground metallization routing in a semiconductor device
US6570247B1 (en) * 1997-12-30 2003-05-27 Intel Corporation Integrated circuit device having an embedded heat slug
US6278175B1 (en) * 2000-01-21 2001-08-21 Micron Technology, Inc. Leadframe alteration to direct compound flow into package
JP2001320007A (ja) * 2000-05-09 2001-11-16 Dainippon Printing Co Ltd 樹脂封止型半導体装置用フレーム
JP3664045B2 (ja) * 2000-06-01 2005-06-22 セイコーエプソン株式会社 半導体装置の製造方法
JP2002043496A (ja) * 2000-07-21 2002-02-08 Hitachi Ltd 半導体装置
SG102638A1 (en) * 2000-09-15 2004-03-26 Samsung Techwin Co Ltd Lead frame, semiconductor package having the same, and semiconductor package manufacturing method
JP3849978B2 (ja) * 2002-06-10 2006-11-22 日東電工株式会社 半導体装置の製造方法及びこれに用いる耐熱性粘着テープ
JP2006066008A (ja) * 2004-08-30 2006-03-09 Hitachi Global Storage Technologies Netherlands Bv 磁気ディスクおよび磁気ディスクの製造方法
US9041202B2 (en) 2008-05-16 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
KR20100104590A (ko) * 2009-03-18 2010-09-29 삼성전자주식회사 리드 프레임 및 이를 갖는 반도체 패키지
CN104025292B (zh) 2011-12-22 2018-03-09 松下知识产权经营株式会社 半导体封装、其制造方法及模具、半导体封装的输入输出端子
WO2014020470A1 (en) * 2012-07-30 2014-02-06 Koninklijke Philips N.V. Strengthened led package and method therefor
CN104992934B (zh) * 2015-05-29 2018-01-09 株洲南车时代电气股份有限公司 功率半导体器件子模组
JP2017199803A (ja) 2016-04-27 2017-11-02 日立マクセル株式会社 三次元成形回路部品
JP6745442B2 (ja) * 2016-10-28 2020-08-26 パナソニックＩｐマネジメント株式会社 配線一体型樹脂パイプの製造方法
US10431526B2 (en) * 2017-10-09 2019-10-01 Cree, Inc. Rivetless lead fastening for a semiconductor package

Family Cites Families (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL280148A (de) * 1961-06-26
US3290564A (en) * 1963-02-26 1966-12-06 Texas Instruments Inc Semiconductor device
US3965277A (en) * 1972-05-09 1976-06-22 Massachusetts Institute Of Technology Photoformed plated interconnection of embedded integrated circuit chips
JPS52124865A (en) * 1976-04-13 1977-10-20 Sharp Corp Semiconductor device
JPS54124678A (en) * 1978-03-20 1979-09-27 Nec Corp Lead frame
JPS56122134A (en) * 1980-02-29 1981-09-25 Toshiba Corp Resin-sealed type semiconductor device
JPS5812341A (ja) * 1981-07-16 1983-01-24 Toshiba Corp 半導体装置
JPS59207645A (ja) * 1983-05-11 1984-11-24 Toshiba Corp 半導体装置およびリ−ドフレ−ム
EP0164794B1 (de) * 1984-06-14 1990-07-25 Advanced Micro Devices, Inc. Mehrschicht-Wärmesenkpackung für integrierte Schaltung
JPS61166051A (ja) * 1985-01-17 1986-07-26 Matsushita Electronics Corp 樹脂封止型半導体装置
JPS6297358A (ja) * 1985-10-23 1987-05-06 Mitsubishi Electric Corp 樹脂封止形半導体集積回路装置
US4684975A (en) * 1985-12-16 1987-08-04 National Semiconductor Corporation Molded semiconductor package having improved heat dissipation
JPS62254456A (ja) * 1986-04-26 1987-11-06 Yamada Seisakusho:Kk リ−ドフレ−ム
JPS63179557A (ja) * 1987-01-20 1988-07-23 Nec Corp 半導体装置用リ−ドフレ−ム
JPS63240053A (ja) * 1987-03-27 1988-10-05 Mitsubishi Electric Corp 半導体装置
US4942497A (en) * 1987-07-24 1990-07-17 Nec Corporation Cooling structure for heat generating electronic components mounted on a substrate
JPS6466351A (en) * 1987-09-07 1989-03-13 Naka Tech Lab Nonslip blank for building
JP2532041B2 (ja) * 1987-10-05 1996-09-11 新光電気工業株式会社 半導体装置用リ―ドフレ―ム
JPH01207939A (ja) * 1988-02-16 1989-08-21 Seiko Epson Corp 集積回路装置組立テープ
JPH0218955A (ja) * 1988-07-07 1990-01-23 Mitsui High Tec Inc 半導体装置用リードフレーム
JPH0286155A (ja) * 1988-09-22 1990-03-27 Hitachi Ltd リードフレーム
JPH0290662A (ja) * 1988-09-28 1990-03-30 Hitachi Cable Ltd リードフレームのインナーリード
US5050040A (en) * 1988-10-21 1991-09-17 Texas Instruments Incorporated Composite material, a heat-dissipating member using the material in a circuit system, the circuit system
US5157478A (en) * 1989-04-19 1992-10-20 Mitsubishi Denki Kabushiki Kaisha Tape automated bonding packaged semiconductor device incorporating a heat sink
JPH02307251A (ja) * 1989-05-22 1990-12-20 Nec Corp 樹脂封止型半導体装置
US5208188A (en) * 1989-10-02 1993-05-04 Advanced Micro Devices, Inc. Process for making a multilayer lead frame assembly for an integrated circuit structure and multilayer integrated circuit die package formed by such process
JPH0719876B2 (ja) * 1989-12-04 1995-03-06 株式会社東芝 半導体装置
JP2528192B2 (ja) * 1990-01-12 1996-08-28 株式会社三井ハイテック 半導体装置
JP2517691B2 (ja) * 1990-01-29 1996-07-24 三菱電機株式会社 半導体装置及びその製造方法
JP2850462B2 (ja) * 1990-03-29 1999-01-27 セイコーエプソン株式会社 半導体装置及びその製造方法
JPH0410558A (ja) * 1990-04-27 1992-01-14 Hitachi Ltd 放熱体付き半導体装置
JPH0411758A (ja) * 1990-04-28 1992-01-16 Mitsubishi Electric Corp 半導体装置
JPH0427145A (ja) * 1990-05-22 1992-01-30 Seiko Epson Corp 半導体装置
US5227662A (en) * 1990-05-24 1993-07-13 Nippon Steel Corporation Composite lead frame and semiconductor device using the same
US5202288A (en) * 1990-06-01 1993-04-13 Robert Bosch Gmbh Method of manufacturing an electronic circuit component incorporating a heat sink
DE4017697C2 (de) * 1990-06-01 2003-12-11 Bosch Gmbh Robert Elektronisches Bauelement, Verfahren zu dessen Herstellung und Verwendung
JP2983620B2 (ja) * 1990-07-20 1999-11-29 株式会社日立製作所 半導体装置及びその製造方法
JP3047986B2 (ja) * 1990-07-25 2000-06-05 株式会社日立製作所 半導体装置
JP2725448B2 (ja) * 1990-08-01 1998-03-11 三菱電機株式会社 半導体装置
US5105259A (en) * 1990-09-28 1992-04-14 Motorola, Inc. Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation
JPH04158556A (ja) * 1990-10-22 1992-06-01 Toshiba Corp 樹脂封止型半導体装置
JPH04162556A (ja) * 1990-10-25 1992-06-08 Mitsubishi Electric Corp リードフレーム及びその製造方法
JP2841854B2 (ja) * 1990-11-29 1998-12-24 セイコーエプソン株式会社 半導体装置
US5403785A (en) * 1991-03-03 1995-04-04 Matsushita Electric Works, Ltd. Process of fabrication IC chip package from an IC chip carrier substrate and a leadframe and the IC chip package fabricated thereby
JP2777036B2 (ja) * 1993-01-14 1998-07-16 松下電工株式会社 プリント配線板への端子の接続方法
JPH04316357A (ja) * 1991-04-15 1992-11-06 Sony Corp 樹脂封止型半導体装置
US5172213A (en) * 1991-05-23 1992-12-15 At&T Bell Laboratories Molded circuit package having heat dissipating post
JPH05308107A (ja) * 1991-07-01 1993-11-19 Sumitomo Electric Ind Ltd 半導体装置及びその製作方法
US5200809A (en) * 1991-09-27 1993-04-06 Vlsi Technology, Inc. Exposed die-attach heatsink package
JPH05109928A (ja) * 1991-10-14 1993-04-30 Mitsubishi Electric Corp 樹脂封止型半導体装置用リードフレームおよびこれを用いた樹脂封止型半導体装置
JP2602380B2 (ja) * 1991-10-23 1997-04-23 富士通株式会社 半導体装置及びその製造方法
JPH05190719A (ja) * 1992-01-07 1993-07-30 Mitsui High Tec Inc 多ピンリードフレームの製造方法
JPH05211262A (ja) * 1992-01-08 1993-08-20 Nec Corp 樹脂封止型半導体装置
US5328870A (en) * 1992-01-17 1994-07-12 Amkor Electronics, Inc. Method for forming plastic molded package with heat sink for integrated circuit devices
US5262927A (en) * 1992-02-07 1993-11-16 Lsi Logic Corporation Partially-molded, PCB chip carrier package
JPH06120374A (ja) * 1992-03-31 1994-04-28 Amkor Electron Inc 半導体パッケージ構造、半導体パッケージ方法及び半導体パッケージ用放熱板
JP3572628B2 (ja) * 1992-06-03 2004-10-06 セイコーエプソン株式会社 半導体装置及びその製造方法
JP3322429B2 (ja) * 1992-06-04 2002-09-09 新光電気工業株式会社 半導体装置
US5367196A (en) * 1992-09-17 1994-11-22 Olin Corporation Molded plastic semiconductor package including an aluminum alloy heat spreader
JPH0697326A (ja) * 1992-09-14 1994-04-08 Apic Yamada Kk 半導体装置およびその放熱部材
JPH06295962A (ja) * 1992-10-20 1994-10-21 Ibiden Co Ltd 電子部品搭載用基板およびその製造方法並びに電子部品搭載装置
JPH06224363A (ja) * 1993-01-21 1994-08-12 Mitsui High Tec Inc 半導体装置およびその製造方法
JP3509274B2 (ja) * 1994-07-13 2004-03-22 セイコーエプソン株式会社 樹脂封止型半導体装置およびその製造方法
US5545921A (en) * 1994-11-04 1996-08-13 International Business Machines, Corporation Personalized area leadframe coining or half etching for reduced mechanical stress at device edge

Also Published As

Publication number Publication date
CN1574312A (zh) 2005-02-02
HK1013734A1 (en) 1999-09-03
SG54260A1 (en) 1998-11-16
JP3309686B2 (ja) 2002-07-29
EP0732744B1 (de) 2003-07-09
EP0732744A2 (de) 1996-09-18
JPH08321521A (ja) 1996-12-03
US5777380A (en) 1998-07-07
CN1288748C (zh) 2006-12-06
EP0732744A3 (de) 1997-08-27
CN1138303C (zh) 2004-02-11
KR960036007A (ko) 1996-10-28
DE69628964T2 (de) 2004-05-27
TW309649B (de) 1997-07-01
CN1140901A (zh) 1997-01-22
KR100359399B1 (ko) 2003-01-10

Similar Documents

Publication Publication Date Title
DE59601335D1 (de) Halbleiterbauelement und Herstellverfahren
DE69430513D1 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
DE69522514D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69527330D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69526539T2 (de) Halbleiteranordnung und Herstellungsverfahren
DE69525795D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69628964D1 (de) Harzvergossenes Halbleiterbauteil und Herstellungsverfahren
DE69430511D1 (de) Halbleiteranordnung und Herstellungverfahren
DE69526543T2 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
DE69637728D1 (de) Halbleiterbauteil und Herstellung desselben
DE69435205D1 (de) Dünne Halbleitervorrichtung und Herstellungsverfahren
DE69627252T2 (de) Halbleitersubstrat und Herstellungsverfahren
DE69413602T2 (de) Halbleiteranordnung und Herstellungsverfahren
DE69424728D1 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
KR970004015A (ko) 반도체장치 및 그의 제조방법
KR960012313A (ko) 반도체 장치 및 그 제조방법
DE69637900D1 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
DE69601019D1 (de) Harzzusammensetzung und geformter Gegenstand daraus
DE69528798T2 (de) CMOS-Halbleiterbauelement und Herstellungsverfahren
ATE324783T1 (de) Harzzusammensetzung und daraus hergestellte formkörper
EP0743682A3 (de) Integrierte Halbleiteranordnung mit Injektionslogik und Verfahren zu deren Herstellung
DE69317373D1 (de) Hohlgeformte Plastikpackung für Halbleiteranordnung und Herstellungsverfahren
DE69827212D1 (de) Harzversiegelte Halbleiteranordnung und deren Herstellungsverfahren
KR970004171A (ko) 반도체장치 및 그 제조방법
KR960012642A (ko) Ⅲ-ⅴ 반도체 소자 및 그 제조공정

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee