DE69709870T2 - Verwendung einer ätzstopschicht in einer integrierten schaltung für die herstellung von versetzt angeordneten leiterbahnen - Google Patents
Verwendung einer ätzstopschicht in einer integrierten schaltung für die herstellung von versetzt angeordneten leiterbahnenInfo
- Publication number
- DE69709870T2 DE69709870T2 DE69709870T DE69709870T DE69709870T2 DE 69709870 T2 DE69709870 T2 DE 69709870T2 DE 69709870 T DE69709870 T DE 69709870T DE 69709870 T DE69709870 T DE 69709870T DE 69709870 T2 DE69709870 T2 DE 69709870T2
- Authority
- DE
- Germany
- Prior art keywords
- production
- integrated circuit
- etching layer
- stacked arrangements
- arrangements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US68317696A | 1996-07-18 | 1996-07-18 | |
PCT/US1997/009452 WO1998003994A1 (en) | 1996-07-18 | 1997-05-27 | Integrated circuit which uses an etch stop for producing staggered interconnect lines |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69709870D1 DE69709870D1 (de) | 2002-02-28 |
DE69709870T2 true DE69709870T2 (de) | 2002-08-22 |
Family
ID=24742872
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69709870T Expired - Lifetime DE69709870T2 (de) | 1996-07-18 | 1997-05-27 | Verwendung einer ätzstopschicht in einer integrierten schaltung für die herstellung von versetzt angeordneten leiterbahnen |
Country Status (6)
Country | Link |
---|---|
US (1) | US5827776A (de) |
EP (1) | EP0912996B1 (de) |
JP (1) | JP2000515323A (de) |
KR (1) | KR100442407B1 (de) |
DE (1) | DE69709870T2 (de) |
WO (1) | WO1998003994A1 (de) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5854128A (en) * | 1996-04-29 | 1998-12-29 | Micron Technology, Inc. | Method for reducing capacitive coupling between conductive lines |
US5854515A (en) * | 1996-07-23 | 1998-12-29 | Advanced Micro Devices, Inc. | Integrated circuit having conductors of enhanced cross-sectional area |
US5847462A (en) * | 1996-11-14 | 1998-12-08 | Advanced Micro Devices, Inc. | Integrated circuit having conductors of enhanced cross-sectional area with etch stop barrier layer |
US6020258A (en) * | 1997-07-07 | 2000-02-01 | Yew; Tri-Rung | Method for unlanded via etching using etch stop |
US6143640A (en) * | 1997-09-23 | 2000-11-07 | International Business Machines Corporation | Method of fabricating a stacked via in copper/polyimide beol |
US6133139A (en) * | 1997-10-08 | 2000-10-17 | International Business Machines Corporation | Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof |
FR2786609B1 (fr) * | 1998-11-26 | 2003-10-17 | St Microelectronics Sa | Circuit integre a capacite interlignes reduite et procede de fabrication associe |
US6869870B2 (en) * | 1998-12-21 | 2005-03-22 | Megic Corporation | High performance system-on-chip discrete components using post passivation process |
SG93278A1 (en) * | 1998-12-21 | 2002-12-17 | Mou Shiung Lin | Top layers of metal for high performance ics |
US6965165B2 (en) * | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US6383916B1 (en) * | 1998-12-21 | 2002-05-07 | M. S. Lin | Top layers of metal for high performance IC's |
US7405149B1 (en) | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US8421158B2 (en) | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US6303423B1 (en) * | 1998-12-21 | 2001-10-16 | Megic Corporation | Method for forming high performance system-on-chip using post passivation process |
US6495442B1 (en) | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US7381642B2 (en) | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
JP3913927B2 (ja) * | 1999-04-19 | 2007-05-09 | 富士通株式会社 | 半導体集積回路装置 |
US6610592B1 (en) * | 2000-04-24 | 2003-08-26 | Taiwan Semiconductor Manufacturing Company | Method for integrating low-K materials in semiconductor fabrication |
US6989602B1 (en) * | 2000-09-21 | 2006-01-24 | Agere Systems Inc. | Dual damascene process with no passing metal features |
US6387747B1 (en) * | 2001-05-31 | 2002-05-14 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate RF inductors with minimum area |
US6759275B1 (en) | 2001-09-04 | 2004-07-06 | Megic Corporation | Method for making high-performance RF integrated circuits |
US6781217B2 (en) * | 2001-12-21 | 2004-08-24 | Intel Corporation | Transmission line structure and method of signal propagation |
JP3974470B2 (ja) * | 2002-07-22 | 2007-09-12 | 株式会社東芝 | 半導体装置 |
KR100871370B1 (ko) * | 2002-08-05 | 2008-12-02 | 주식회사 하이닉스반도체 | 반도체소자의 금속배선 형성방법 |
TWI236763B (en) * | 2003-05-27 | 2005-07-21 | Megic Corp | High performance system-on-chip inductor using post passivation process |
US8008775B2 (en) | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US7355282B2 (en) | 2004-09-09 | 2008-04-08 | Megica Corporation | Post passivation interconnection process and structures |
US8384189B2 (en) * | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
TWI320219B (en) | 2005-07-22 | 2010-02-01 | Method for forming a double embossing structure | |
US7960797B2 (en) * | 2006-08-29 | 2011-06-14 | Micron Technology, Inc. | Semiconductor devices including fine pitch arrays with staggered contacts |
US7624902B2 (en) * | 2007-08-31 | 2009-12-01 | Tyco Healthcare Group Lp | Surgical stapling apparatus |
US8061576B2 (en) | 2007-08-31 | 2011-11-22 | Tyco Healthcare Group Lp | Surgical instrument |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4996133A (en) * | 1987-07-31 | 1991-02-26 | Texas Instruments Incorporated | Self-aligned tungsten-filled via process and via formed thereby |
US5034347A (en) * | 1987-10-05 | 1991-07-23 | Menlo Industries | Process for producing an integrated circuit device with substrate via hole and metallized backplane |
US4832789A (en) * | 1988-04-08 | 1989-05-23 | American Telephone And Telegrph Company, At&T Bell Laboratories | Semiconductor devices having multi-level metal interconnects |
US5010039A (en) * | 1989-05-15 | 1991-04-23 | Ku San Mei | Method of forming contacts to a semiconductor device |
US4987099A (en) * | 1989-12-29 | 1991-01-22 | North American Philips Corp. | Method for selectively filling contacts or vias or various depths with CVD tungsten |
FR2663784B1 (fr) * | 1990-06-26 | 1997-01-31 | Commissariat Energie Atomique | Procede de realisation d'un etage d'un circuit integre. |
US5204286A (en) * | 1991-10-15 | 1993-04-20 | Micron Technology, Inc. | Method of making self-aligned contacts and vertical interconnects to integrated circuits |
US5244534A (en) * | 1992-01-24 | 1993-09-14 | Micron Technology, Inc. | Two-step chemical mechanical polishing process for producing flush and protruding tungsten plugs |
US5612254A (en) * | 1992-06-29 | 1997-03-18 | Intel Corporation | Methods of forming an interconnect on a semiconductor substrate |
US5312777A (en) * | 1992-09-25 | 1994-05-17 | International Business Machines Corporation | Fabrication methods for bidirectional field emission devices and storage structures |
US5328553A (en) * | 1993-02-02 | 1994-07-12 | Motorola Inc. | Method for fabricating a semiconductor device having a planar surface |
US5286675A (en) * | 1993-04-14 | 1994-02-15 | Industrial Technology Research Institute | Blanket tungsten etchback process using disposable spin-on-glass |
US5300456A (en) * | 1993-06-17 | 1994-04-05 | Texas Instruments Incorporated | Metal-to-metal antifuse structure |
US5498570A (en) * | 1994-09-15 | 1996-03-12 | Micron Technology Inc. | Method of reducing overetch during the formation of a semiconductor device |
US5635423A (en) * | 1994-10-11 | 1997-06-03 | Advanced Micro Devices, Inc. | Simplified dual damascene process for multi-level metallization and interconnection structure |
US5759911A (en) * | 1995-08-22 | 1998-06-02 | International Business Machines Corporation | Self-aligned metallurgy |
KR0185298B1 (ko) * | 1995-12-30 | 1999-04-15 | 김주용 | 반도체 소자의 콘택홀 매립용 플러그 형성방법 |
US5728619A (en) * | 1996-03-20 | 1998-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective reactive Ion etch (RIE) method for forming a narrow line-width high aspect ratio via through an integrated circuit layer |
US5741741A (en) * | 1996-05-23 | 1998-04-21 | Vanguard International Semiconductor Corporation | Method for making planar metal interconnections and metal plugs on semiconductor substrates |
US5726100A (en) * | 1996-06-27 | 1998-03-10 | Micron Technology, Inc. | Method of forming contact vias and interconnect channels in a dielectric layer stack with a single mask |
-
1997
- 1997-05-27 EP EP97929752A patent/EP0912996B1/de not_active Expired - Lifetime
- 1997-05-27 KR KR10-1999-7000364A patent/KR100442407B1/ko not_active IP Right Cessation
- 1997-05-27 WO PCT/US1997/009452 patent/WO1998003994A1/en active IP Right Grant
- 1997-05-27 JP JP10506915A patent/JP2000515323A/ja active Pending
- 1997-05-27 DE DE69709870T patent/DE69709870T2/de not_active Expired - Lifetime
- 1997-10-23 US US08/959,106 patent/US5827776A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2000515323A (ja) | 2000-11-14 |
EP0912996B1 (de) | 2002-01-02 |
US5827776A (en) | 1998-10-27 |
WO1998003994A1 (en) | 1998-01-29 |
DE69709870D1 (de) | 2002-02-28 |
KR20000067907A (ko) | 2000-11-25 |
KR100442407B1 (ko) | 2004-07-30 |
EP0912996A1 (de) | 1999-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69709870T2 (de) | Verwendung einer ätzstopschicht in einer integrierten schaltung für die herstellung von versetzt angeordneten leiterbahnen | |
DE69624413D1 (de) | Verbesserungen bei der Herstellung von Halbleitervorrichtungen | |
DE69415059T2 (de) | Verbesserungen zur Herstellung integrierter Schaltungen | |
DE69006946T2 (de) | Herstellung von kornorientierten siliziumlegierten Feinblechen mit einer darauf erzeugten Isolierschicht. | |
DE4490417T1 (de) | Herstellung von Vorrichtungen, die eine dünne Keramikschicht einschließen | |
DE3575208D1 (de) | Optischer, integrierter hybridschaltkreis und verfahren zu seiner herstellung. | |
DE69113089T2 (de) | Laminierprodukt für die Herstellung einer Identifikationskarte. | |
DE68928847D1 (de) | Fabrikationsverfahren für photonische, integrierte Schaltkreise | |
DE69015494T2 (de) | Selbstausrichtende Justiermarke für die Herstellung von integrierten Schaltungen. | |
DE69738565D1 (de) | Herstellung einer elektronischen anordnung durch k | |
DE69034139D1 (de) | Keramiksubstrat zur Herstellung elektrischer oder elektronischer Schaltungen | |
DE69527104T2 (de) | Struktur von Kontakt zwischen Leiterschichten in einer halbleiterintegrierte Schaltungsanordnung und Verfahren zur Herstellung des Kontakts | |
DE68918124T2 (de) | Beschichtungsflüssigkeit zur Herstellung einer Oxidschicht. | |
DE69916605D1 (de) | Schlitzeinheit für die herstellung von kartonzuschnitten | |
DE69734465D1 (de) | Verwendung eines lokalen einbauleiters in einer integrierten schaltung zur herstellung von versetzt angeordneten leiterbahnen | |
DE68906219T2 (de) | Duennfilmkapazitaet und verfahren zur herstellung einer integrierten hybridmikrowellenschaltung. | |
DE3685969T2 (de) | Integrierte schaltung mit halbleiterkondensator und verfahren zu ihrer herstellung. | |
DE3768881D1 (de) | Integrierte schaltungen mit stufenfoermigen dielektrikum. | |
DE69004932D1 (de) | Verfahren zur Herstellung breiter mit Dielektrikum gefüllter Isolationsgraben für Halbleiteranordnungen. | |
DE3884679D1 (de) | Niederschlagung von amorphen Silizium zur Herstellung dielektrischer Zwischenschichten für halbleiter Speicherzellen. | |
DE3583668D1 (de) | Verfahren zur herstellung einer integrierten halbleiterschaltungsanordnung, die misfets enthaelt. | |
DE3787662D1 (de) | Herstellung von Halbleiterbauelementen unter Verwendung gemusterter Metallschichten. | |
DE3586525D1 (de) | Halbleiteranordnung mit einer integrierten schaltung und verfahren zu deren herstellung. | |
DE3762015D1 (de) | Dielektrische metallisierte folie fuer die herstellung von kondensatoren vom wickeltyp sowie so hergestellte kondensatoren. | |
DE69736971D1 (de) | Herstellungsverfahren einer integrierten leistungsschaltungsanordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8327 | Change in the person/name/address of the patent owner |
Owner name: GLOBALFOUNDRIES INC. MAPLES CORPORATE SERVICES, KY |