DE69828074D1 - Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl - Google Patents

Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl

Info

Publication number
DE69828074D1
DE69828074D1 DE1998628074 DE69828074T DE69828074D1 DE 69828074 D1 DE69828074 D1 DE 69828074D1 DE 1998628074 DE1998628074 DE 1998628074 DE 69828074 T DE69828074 T DE 69828074T DE 69828074 D1 DE69828074 D1 DE 69828074D1
Authority
DE
Germany
Prior art keywords
transactions
bus
memory access
direct memory
low pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE1998628074
Other languages
English (en)
Other versions
DE69828074T2 (de
Inventor
H Gafken
A Bennett
I Poisner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE69828074D1 publication Critical patent/DE69828074D1/de
Application granted granted Critical
Publication of DE69828074T2 publication Critical patent/DE69828074T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
DE69828074T 1997-09-24 1998-06-26 Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl Expired - Lifetime DE69828074T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/936,318 US6157970A (en) 1997-09-24 1997-09-24 Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
US936318 1997-09-24
PCT/US1998/013402 WO1999015949A1 (en) 1997-09-24 1998-06-26 Direct memory access (dma) transactions on a low pin count bus

Publications (2)

Publication Number Publication Date
DE69828074D1 true DE69828074D1 (de) 2005-01-13
DE69828074T2 DE69828074T2 (de) 2005-12-22

Family

ID=25468468

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69828074T Expired - Lifetime DE69828074T2 (de) 1997-09-24 1998-06-26 Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl

Country Status (8)

Country Link
US (1) US6157970A (de)
EP (1) EP1021756B1 (de)
KR (1) KR100352224B1 (de)
CN (1) CN1126015C (de)
AU (1) AU8377098A (de)
DE (1) DE69828074T2 (de)
HK (1) HK1028459A1 (de)
WO (1) WO1999015949A1 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8065504B2 (en) 1999-01-28 2011-11-22 Ati International Srl Using on-chip and off-chip look-up tables indexed by instruction address to control instruction execution in a processor
US8127121B2 (en) 1999-01-28 2012-02-28 Ati Technologies Ulc Apparatus for executing programs for a first computer architechture on a computer of a second architechture
US6954923B1 (en) 1999-01-28 2005-10-11 Ati International Srl Recording classification of instructions executed by a computer
US7941647B2 (en) 1999-01-28 2011-05-10 Ati Technologies Ulc Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
US6763452B1 (en) 1999-01-28 2004-07-13 Ati International Srl Modifying program execution based on profiling
US7111290B1 (en) 1999-01-28 2006-09-19 Ati International Srl Profiling program execution to identify frequently-executed portions and to assist binary translation
US8074055B1 (en) 1999-01-28 2011-12-06 Ati Technologies Ulc Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
US6779107B1 (en) 1999-05-28 2004-08-17 Ati International Srl Computer execution by opportunistic adaptation
US7254806B1 (en) * 1999-08-30 2007-08-07 Ati International Srl Detecting reordered side-effects
US6874039B2 (en) * 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
US20020144037A1 (en) * 2001-03-29 2002-10-03 Bennett Joseph A. Data fetching mechanism and method for fetching data
TWI221556B (en) * 2001-11-16 2004-10-01 Via Tech Inc Circuit system and transmission method enabling mutual transmission between LPC devices
ITVA20020012A1 (it) * 2002-02-08 2003-08-08 St Microelectronics Srl Dispositivo di memoria e metodo di lettura sequenziale di gruppi di bit da un dispositivo di memoria
ITVA20020016A1 (it) * 2002-02-21 2003-08-21 St Microelectronics Srl Metodo di scrittura di un insieme di bytes di dati in una memoria standard e relativo dispositivo di memoria
TWI226545B (en) * 2002-06-18 2005-01-11 Via Tech Inc Method and device for reducing LDRQ input pin counts of LPC host
TW589534B (en) * 2002-07-05 2004-06-01 Via Tech Inc Method and device to reduce the LDRQ input pin count of LPC control host
US6799227B2 (en) * 2003-01-06 2004-09-28 Lsi Logic Corporation Dynamic configuration of a time division multiplexing port and associated direct memory access controller
US7370125B2 (en) * 2003-11-25 2008-05-06 Intel Corporation Stream under-run/over-run recovery
US20050143843A1 (en) * 2003-11-25 2005-06-30 Zohar Bogin Command pacing
US7346716B2 (en) 2003-11-25 2008-03-18 Intel Corporation Tracking progress of data streamer
JP2005221731A (ja) * 2004-02-05 2005-08-18 Konica Minolta Photo Imaging Inc 撮像装置
US8239603B2 (en) * 2006-05-03 2012-08-07 Standard Microsystems Corporation Serialized secondary bus architecture
US7899303B2 (en) * 2006-08-02 2011-03-01 Lsi Corporation DVD recorder and PVR instant on architecture
KR101009280B1 (ko) * 2010-07-07 2011-01-19 지엔이텍(주) 인쇄회로기판의 갭 서포터 및 그 제조방법
US9047264B2 (en) * 2011-04-11 2015-06-02 Ineda Systems Pvt. Ltd. Low pin count controller
CN202177894U (zh) * 2011-07-14 2012-03-28 鸿富锦精密工业（深圳）有限公司 主板故障诊断卡
CN107608927B (zh) * 2017-09-22 2020-06-26 苏州浪潮智能科技有限公司 一种支持全功能的lpc总线主机端口的设计方法

Family Cites Families (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2044650B1 (de) * 1969-05-16 1974-06-14 Ibm France
US3924241A (en) * 1971-03-15 1975-12-02 Burroughs Corp Memory cycle initiation in response to the presence of the memory address
US3821715A (en) * 1973-01-22 1974-06-28 Intel Corp Memory system for a multi chip digital computer
DE2364408C3 (de) * 1973-12-22 1979-06-07 Olympia Werke Ag, 2940 Wilhelmshaven Schaltungsanordnung zur Adressierung der Speicherplätze eines aus mehreren Chips bestehenden Speichers
US3882470A (en) * 1974-02-04 1975-05-06 Honeywell Inf Systems Multiple register variably addressable semiconductor mass memory
US4263650B1 (en) * 1974-10-30 1994-11-29 Motorola Inc Digital data processing system with interface adaptor having programmable monitorable control register therein
US4007452A (en) * 1975-07-28 1977-02-08 Intel Corporation Wafer scale integration system
US4099231A (en) * 1975-10-01 1978-07-04 Digital Equipment Corporation Memory control system for transferring selected words in a multiple memory word exchange during one memory cycle
US4191996A (en) * 1977-07-22 1980-03-04 Chesley Gilman D Self-configurable computer and memory system
US4333142A (en) * 1977-07-22 1982-06-01 Chesley Gilman D Self-configurable computer and memory system
US4375665A (en) * 1978-04-24 1983-03-01 Texas Instruments Incorporated Eight bit standard connector bus for sixteen bit microcomputer using mirrored memory boards
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
US4286321A (en) * 1979-06-18 1981-08-25 International Business Machines Corporation Common bus communication system in which the width of the address field is greater than the number of lines on the bus
US4315310A (en) * 1979-09-28 1982-02-09 Intel Corporation Input/output data processing system
US4443864A (en) * 1979-10-09 1984-04-17 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4306298A (en) * 1979-10-09 1981-12-15 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4373183A (en) * 1980-08-20 1983-02-08 Ibm Corporation Bus interface units sharing a common bus using distributed control for allocation of the bus
EP0077328A4 (de) * 1981-04-27 1985-06-26 Textron Inc Vielfachleitung für mehrere hauptprozessoren.
US4811202A (en) * 1981-10-01 1989-03-07 Texas Instruments Incorporated Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package
US4481625A (en) * 1981-10-21 1984-11-06 Elxsi High speed data bus system
US4480307A (en) * 1982-01-04 1984-10-30 Intel Corporation Interface for use between a memory and components of a module switching apparatus
US4488218A (en) * 1982-01-07 1984-12-11 At&T Bell Laboratories Dynamic priority queue occupancy scheme for access to a demand-shared bus
US4470114A (en) * 1982-03-01 1984-09-04 Burroughs Corporation High speed interconnection network for a cluster of processors
US4449207A (en) * 1982-04-29 1984-05-15 Intel Corporation Byte-wide dynamic RAM with multiplexed internal buses
US4513370A (en) * 1982-07-19 1985-04-23 Amdahl Corporation Data transfer control system and method for a plurality of linked stations
US4660141A (en) * 1983-12-06 1987-04-21 Tri Sigma Corporation Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers
US4766536A (en) * 1984-04-19 1988-08-23 Rational Computer bus apparatus with distributed arbitration
US4675813A (en) * 1985-01-03 1987-06-23 Northern Telecom Limited Program assignable I/O addresses for a computer
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US4920486A (en) * 1987-11-23 1990-04-24 Digital Equipment Corporation Distributed arbitration apparatus and method for shared bus
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities
US5129069A (en) * 1989-01-24 1992-07-07 Zenith Data Systems Corporation Method and apparatus for automatic memory configuration by a computer
US5214767A (en) * 1989-02-07 1993-05-25 Compaq Computer Corp. Full address and odd boundary direct memory access controller which determines address size by counting the input address bytes
GB2232514B (en) * 1989-04-24 1993-09-01 Yokogawa Electric Corp Programmable controller
DE69031936T2 (de) * 1989-11-17 1998-06-10 Digital Equipment Corp System und Verfahren zur Speicherung von Firmware in einem adressunabhängigen Format
US5175831A (en) * 1989-12-05 1992-12-29 Zilog, Inc. System register initialization technique employing a non-volatile/read only memory
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
US5150313A (en) * 1990-04-12 1992-09-22 Regents Of The University Of California Parallel pulse processing and data acquisition for high speed, low error flow cytometry
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5367639A (en) * 1991-12-30 1994-11-22 Sun Microsystems, Inc. Method and apparatus for dynamic chaining of DMA operations without incurring race conditions
US5471674A (en) * 1992-02-07 1995-11-28 Dell Usa, L.P. Computer system with plug-in override of system ROM
US5579530A (en) * 1992-06-11 1996-11-26 Intel Corporation Method and apparatus for dynamically allocating access time to a resource shared between a peripheral bus and a host bus by dynamically controlling the size of burst data transfers on the peripheral bus
US5434997A (en) * 1992-10-02 1995-07-18 Compaq Computer Corp. Method and apparatus for testing and debugging a tightly coupled mirrored processing system
US5448701A (en) * 1992-12-22 1995-09-05 International Business Machines Corporation Flow controller for shared bus used by plural resources
US5392033A (en) * 1993-01-05 1995-02-21 International Business Machines Corporation Priority generator for providing controllable guaranteed fairness in accessing a shared bus
US5793990A (en) * 1993-06-11 1998-08-11 Vlsi Technology, Inc. Multiplex address/data bus with multiplex system controller and method therefor
US5561819A (en) * 1993-10-29 1996-10-01 Advanced Micro Devices Computer system selecting byte lane for a peripheral device during I/O addressing technique of disabling non-participating peripherals by driving an address within a range on the local bus in a DMA controller
US5561821A (en) * 1993-10-29 1996-10-01 Advanced Micro Devices System for performing I/O access and memory access by driving address of DMA configuration registers and memory address stored therein respectively on local bus
US5475854A (en) * 1994-01-28 1995-12-12 Vlsi Technology, Inc. Serial bus I/O system and method for serializing interrupt requests and DMA requests in a computer system
US5596756A (en) * 1994-07-13 1997-01-21 Advanced Micro Devices, Inc. Sub-bus activity detection technique for power management within a computer system
US5619728A (en) * 1994-10-20 1997-04-08 Dell Usa, L.P. Decoupled DMA transfer list storage technique for a peripheral resource controller
US5634099A (en) * 1994-12-09 1997-05-27 International Business Machines Corporation Direct memory access unit for transferring data between processor memories in multiprocessing systems
US5664197A (en) * 1995-04-21 1997-09-02 Intel Corporation Method and apparatus for handling bus master channel and direct memory access (DMA) channel access requests at an I/O controller
US5768622A (en) * 1995-08-18 1998-06-16 Dell U.S.A., L.P. System for preemptive bus master termination by determining termination data for each target device and periodically terminating burst transfer to device according to termination data
US5774680A (en) * 1995-12-11 1998-06-30 Compaq Computer Corporation Interfacing direct memory access devices to a non-ISA bus
US5991841A (en) * 1997-09-24 1999-11-23 Intel Corporation Memory transactions on a low pin count bus

Also Published As

Publication number Publication date
WO1999015949A1 (en) 1999-04-01
EP1021756A1 (de) 2000-07-26
US6157970A (en) 2000-12-05
EP1021756B1 (de) 2004-12-08
KR20010024260A (ko) 2001-03-26
CN1301361A (zh) 2001-06-27
EP1021756A4 (de) 2000-12-20
CN1126015C (zh) 2003-10-29
KR100352224B1 (ko) 2002-09-12
HK1028459A1 (en) 2001-02-16
DE69828074T2 (de) 2005-12-22
AU8377098A (en) 1999-04-12

Similar Documents

Publication Publication Date Title
DE69828074D1 (de) Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl
DE19882696T1 (de) Speichertransaktionen auf einem Bus geringer Leitungsanzahl
EP0707256A3 (de) Schaltung zur Umschaltung eines Cachespeichers in einen Niederstromverbrauchmodus in Abhängigkeit von speziellen Buszyklen
DE69531711D1 (de) Sichere Geldübertragungstechniken mit Chipkarten
EE200000135A (et) Kaasaegsel viisil mitmesse minivõrku ühendumine
NO984535D0 (no) Sikker innlasting av data i et smart-kort
NO965595D0 (no) Dataoverföring i et borehull
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
DE69318839T2 (de) System für Ableitung von elektrischen Ladungen in Verbindung mit Speicherkartensteckverbindern
DE69838866D1 (de) Verbesserungen in oder mit Bezug auf Kryostatsystemen
DE59509843D1 (de) Chipkarte mit mehreren mikrokontrollern
GB2333382B (en) System and method for changing partition mappings to logical drives in a computer memory
DE69515951D1 (de) Speicherkarte
FR2641634B1 (fr) Carte a memoire prepayee rechargeable
DE69513892T2 (de) Speicherkarte
DE69709478D1 (de) Speicherkartenverbinder mit reduzierter Querabmessung
DE69811495D1 (de) Verbesserungen an oder in bezug auf elektrizitätszähler
DE69712587T2 (de) Mikrorechner mit Zugriff auf einen externen Speicher
DE59804452D1 (de) Chipkarte mit bistabiler anzeige
FI971718A (fi) Korttipaikkojen lisääminen suurikapasiteettiseen väylään
DE69527252T2 (de) Lesen einer Bitleitung in einer Speichermatrix
DE69510272T2 (de) Kohärente Transaktionsordnung in einem vielschichtigen Bussystem
FR2765718B1 (fr) Memoire a acces sequentiels a faible consommation
DE69817928D1 (de) Verbesserungen von Speicherschaltungen mit sequentiellem Zugriff
DE59712987D1 (de) Integrierte Schaltungsanordnung mit einer mit einem Datenbus verbundenen Buslogikeinheit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: HEYER, V., DIPL.-PHYS. DR.RER.NAT., PAT.-ANW., 806