EP1147600A1 - Noise reduction scheme for operational amplifiers - Google Patents

Noise reduction scheme for operational amplifiers

Info

Publication number
EP1147600A1
EP1147600A1 EP99965342A EP99965342A EP1147600A1 EP 1147600 A1 EP1147600 A1 EP 1147600A1 EP 99965342 A EP99965342 A EP 99965342A EP 99965342 A EP99965342 A EP 99965342A EP 1147600 A1 EP1147600 A1 EP 1147600A1
Authority
EP
European Patent Office
Prior art keywords
circuit
signal
differential
input
operational amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP99965342A
Other languages
German (de)
French (fr)
Other versions
EP1147600A4 (en
Inventor
William D. Llewellyn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tripath Technology Inc
Original Assignee
Tripath Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tripath Technology Inc filed Critical Tripath Technology Inc
Publication of EP1147600A1 publication Critical patent/EP1147600A1/en
Publication of EP1147600A4 publication Critical patent/EP1147600A4/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/372—Noise reduction and elimination in amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45528—Indexing scheme relating to differential amplifiers the FBC comprising one or more passive resistors and being coupled between the LC and the IC

Definitions

  • the present invention relates to the use of operational amplifiers (op amps) in differential signal architectures. More specifically, the present invention provides techniques by which the performance of op amps which generate differential signals may be enhanced.
  • each signal has a paired counterpart of equal amplitude and opposite phase.
  • Differential architectures are employed for a number of reasons including, for example, the fact that differential architectures exhibit significantly better power supply noise rejection than single-ended designs.
  • Op amps are among the most common circuit components in differential systems.
  • Fig. 1 shows an op amp circuit which is commonly employed in differential designs.
  • Fig. 1 shows a circuit 100 for converting an mcoming single-ended signal Vin to a differential signal represented by V+ and V-.
  • Such circuits are common where, for example, an integrated circuit with a differential architecture is embedded in a larger system where it must interface with single-ended signals.
  • the conversion from a single-ended to a differential signal involves using a first op amp 1 as an input buffer and a second op amp 2 to create a phase-inverted counterpart of Vin.
  • Both the original in-phase signal (V-) and the phase-inverted version (V+) are then fed to subsequent differential circuitry (e.g., op amp 3).
  • the buffering provided by op amp 1 provides a low impedance signal to subsequent circuits. While this is desirable, it does not come without a cost. That is, the addition of a stage of amplification adds noise, distortion, offset, and possibly other undesirable effects.
  • the noise voltage associated with each op amp is modeled as an input referred noise voltage source Vn.
  • the input-referred noise sources for specific op amps will be identified by a reference number subscript. That is, the noise source for op amp 1 is denoted Vn t .
  • the noise values are given in squared noise voltage, e.g., As will be understood and assuming the noise sources are uncorrelated, a weighted sum of these noise voltages is calculated as the square root of the sum of the squares.
  • the input gain is set by the ratio of resistor value R2 to resistor value Rl .
  • Resistor values for R3 and R4 are equal in value to ensure that V+ is equal in amplitude to V- as well as being opposite in phase.
  • Op amp 3 and resistors R5 - R8 are shown as representative of differential circuitry which might follow the single-ended to differential conversion, but will not be further discussed here.
  • Vn 2 (V-) Vn, 2 (l + R2/R1) (1)
  • Vn 2 (V ⁇ ) 2Vn 2 - Vn, : ( l -r R2/R1 ) ( 3 )
  • noise presented at the input to op amp 3 may be represented as follows:
  • Vndiff 2 Vn ( V ⁇ ) - Vn : ( V-) (4)
  • Vnf the noise voltage of the input buffering amplifier.
  • Vnf is amplified by the non-inverting gain configuration of op amp 1. and applied to the V- input of the differential circuitry.
  • This same amplifier noise voltage is also phase- inverted an applied to the V+ input of the differential circuitry.
  • Vnf is effectively amplified by both op amp 1 and op amp 2.
  • This calls for a particularly low-noise op amp in the op amp 1 position in order to minimize its noise contribution.
  • low-noise op amps are expensive both in terms of money and silicon.
  • first and second op amps are configured to generate a differential signal, the first op amp generating one end of the differential signal and the second op amp generating the other.
  • the op amps may be configured to receive a single-ended signal and convert it to a differential signal.
  • the op amps may be configured in either an inverting or noninverting configuration.
  • the op amps may also be configured in a "pseudo" differential arrangement in which each receives half of a differential signal and buffers and/or amplifies it to generate a differential output signal.
  • the inverting input of one of the op amp coupled to the noninverting input of the other. That is, instead of biasing the noninverting input of the second op amp to ground or a constant bias voltage, it is tied to the signal input of its companion device.
  • a number of switches are provided which effect the various configurations of the two op amps depending upon the application.
  • the effect of this configuration is that a significant component of the input referred noise of the first op amp is presented as a common mode signal on the differential output, this component thus being eliminated by downstream devices, e.g., other op amps, which presumably have excellent common mode rejection.
  • noise improvement is not the only advantage gained by the present invention. That is, as will be discussed, the deleterious effects of any anomalous op amp behavior which may be modeled as an input referred voltage source, e.g., distortion, is likewise diminished by the technique described herein.
  • the present invention provides methods and apparatus for generating a differential signal.
  • the output of a first operational amplifier corresponds to one end of the differential signal.
  • the output of a second operational amplifier corresponds to the other end of the differential signal.
  • the inverting input of the first operational amplifier is coupled to the noninverting input of the second operational amplifier.
  • Fig 1 is a simplified schematic of circuit for converting a single-ended signal into a differential signal.
  • Tig 2 is a simplified schematic ot a specific embodiment ot the present invention.
  • Fig 3 is a simplified schematic of a circuit tor buttering and/or ampli ing a differential signal.
  • Fig 4 is a simplified schematic of another specific embodiment ot the present invention
  • Fig 5 is a detailed schematic ot v et another specific embodiment ot the present invention
  • Fig 2 is a simplified schematic ot a circuit 200 for converting a single-ended signal to a differential signal designed according to a specific embodiment of the present invention Instead ot grounding the noninv erting input of op amp 2 ' as shown in Fig 1 the noninverting input ot op amp 2 is instead connected to the inverting input of op amp 1 '
  • Vn (V-) Vn, 2 ( l + R2VR1 ') (7)
  • Vn-(V ⁇ ) 2Vn 2 Vn, -R2'/Rl')-r2Vn ⁇ (9)
  • Vnd ⁇ ff 2 Vn(V+)- V ⁇ r(V-) 10)
  • Vndiff " for circuit 200 is less than Vndiff " for circuit 100 by one 2V ⁇ i
  • Fig. 3 shows a circuit 300 for buffering and/or amplifying an existing differential signal represented by Vm+ and Vin-
  • the input signal passes through two separate amplifiers, op amp 4 and op amp 5. which are configured to have gains of - 12 Rl 1 and -R14'R1 . respectivelv Their outputs together constitute the amplified differential signal which is passed to a generic differential amplifier block 202 representing any generalized differential receiving circuitry
  • Vn 2 (V-) Vn 4 2 ( l + R12'R1 1 ) ( 14)
  • Vn (V ) V ( l + R14/R13) ( 15)
  • Fig.4 is a simplified schematic of a circuit 400 for buffering and/or amplifying an existing differential signal according to another specific embodiment of the present invention. Instead of connecting the noninverting input terminal of op amp 5 " to ground as shown in Fig.3. it is instead connected to the inverting input of op amp 4 " .
  • the noise summary for the configuration of Figure 4 is as follows:
  • Vn 2 (V-) V ⁇ i- 2 (l + R127RH " ) (17)
  • Vn 2 (V+) Vnv 2 (l ⁇ + ⁇ R147R13 " ) + Vn 4 - (1 +R137R14') (18)
  • Circuit 500 employs left hand and right hand op amps 502 and 504 which may be configured such that circuit 500 operates in three modes.
  • the three modes are: (1) pseudo-differential amplification; (2) non-inverting single-ended to differential conversion; and (3) inverting single-ended to differential conversion.
  • the MUTE input port is at a logic-0 and the CAL_ONB input port is at a logic- 1.
  • the "compress_in” input port is not material to the invention and should be assumed to be at 0V.
  • the circuit elements designated “spltmux2_esd” are cmos transmission gates. Their V, G, and S terminals can be ignored for small signal analysis purposes, and their "entl” input causes conduction between ports “tl” and “tO” when at a logic- 1 and opens the path between ports “tl” and “tO” when at a logic-0.
  • VCM is a common mode bias voltage, in this case 2.4V.
  • LNP is the non-inverting input of each op amp
  • INM is the inverting input of each op amp
  • OUTP is the output terminal of each op amp. All other terminals on the op amps can be ignored for small signal analysis.
  • Both op amps are shown as having two sections, though this is not material to this invention.
  • the circuit elements designated "fb_resbank” are banks of 12 feedback resistors which range from 10.62k to 20k with values selected to yield gain control in 0.5dB steps.
  • the particular feedback resistor configuration used here is not critical to the invention, though, according to a specific embodiment of the invention, the feedback resistance for both op amps remain equal, i.e., track together. Note that some connectivity is established via labels, e.g., INM1 and INM2 "jump" between points in the figure.
  • the circuit is operated as shown in Table 1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

Methods and apparatus are described for generating or amplifying a differential signal. The output of a first op amp (op amp 1') corresponds to one end of the differential signal. The output of a second op amp (op amp 2') corresponds to the other end of the differential signal. The inverting input of the first op amp (op amp 1') is coupled to the noninverting input of the second op amp (op amp 2').

Description

NOISE REDUCTION SCHEME FOR OPERATIONAL AMPLIFIERS
BACKGROUND OF THE INVENTION The present invention relates to the use of operational amplifiers (op amps) in differential signal architectures. More specifically, the present invention provides techniques by which the performance of op amps which generate differential signals may be enhanced.
In analog integrated circuits, electrical signals are often processed in differential form, i.e., each signal has a paired counterpart of equal amplitude and opposite phase. Differential architectures are employed for a number of reasons including, for example, the fact that differential architectures exhibit significantly better power supply noise rejection than single-ended designs. Op amps are among the most common circuit components in differential systems. Fig. 1 shows an op amp circuit which is commonly employed in differential designs.
Fig. 1 shows a circuit 100 for converting an mcoming single-ended signal Vin to a differential signal represented by V+ and V-. Such circuits are common where, for example, an integrated circuit with a differential architecture is embedded in a larger system where it must interface with single-ended signals. The conversion from a single-ended to a differential signal involves using a first op amp 1 as an input buffer and a second op amp 2 to create a phase-inverted counterpart of Vin. Both the original in-phase signal (V-) and the phase-inverted version (V+) are then fed to subsequent differential circuitry (e.g., op amp 3). The buffering provided by op amp 1 provides a low impedance signal to subsequent circuits. While this is desirable, it does not come without a cost. That is, the addition of a stage of amplification adds noise, distortion, offset, and possibly other undesirable effects.
As shown in Fig. 1 with reference to op amp 1 and assumed for the op amps in each of the figures described herein, the noise voltage associated with each op amp is modeled as an input referred noise voltage source Vn. The input-referred noise sources for specific op amps will be identified by a reference number subscript. That is, the noise source for op amp 1 is denoted Vnt. The noise values are given in squared noise voltage, e.g., As will be understood and assuming the noise sources are uncorrelated, a weighted sum of these noise voltages is calculated as the square root of the sum of the squares. As will also be understood, the input gain is set by the ratio of resistor value R2 to resistor value Rl . Resistor values for R3 and R4 are equal in value to ensure that V+ is equal in amplitude to V- as well as being opposite in phase. Op amp 3 and resistors R5 - R8 are shown as representative of differential circuitry which might follow the single-ended to differential conversion, but will not be further discussed here. The key parameter of interest is the noise voltage presented to the equivalent input of the differential circuitry, i.e., Vdiff = (N+) -(V-).
The expression for the noise voltage at V- is:
Vn2(V-) = Vn,2(l + R2/R1) (1)
The expression for the noise voltage at V+ is:
→ 1 n22(l + ± - x Vrn„< 2z(l + R2/R1)(R4/R3) (2) Since R3 = R4:
Vn2(V^) = 2Vn2 - Vn,:( l -r R2/R1 ) ( 3 )
Then the noise presented at the input to op amp 3 may be represented as follows:
Vndiff2 = Vn ( V^) - Vn:( V-) (4)
-> _ r o
= 2Vn - Vnf( l - R2/R1 ) - Vnf( l -^ R2/R1 ) (5)
= 2Vn2 2 - 2Vnf( l + R2/R1 ) (6)
It can be seen that the noise voltage of the input buffering amplifier. Vnf . is amplified by the non-inverting gain configuration of op amp 1. and applied to the V- input of the differential circuitry. This same amplifier noise voltage is also phase- inverted an applied to the V+ input of the differential circuitry. Thus. Vnf is effectively amplified by both op amp 1 and op amp 2. This then calls for a particularly low-noise op amp in the op amp 1 position in order to minimize its noise contribution. As will be understood, low-noise op amps are expensive both in terms of money and silicon.
It is therefore desirable to provide techniques by which the noise performance of op amps in differential architectures may be improved. SUMMARY OF THE INVENTION According to the present invention, a technique is provided by which the performance of operational amplifiers (op amps) in differential architectures is significantly improved. According to the various embodiments described, first and second op amps are configured to generate a differential signal, the first op amp generating one end of the differential signal and the second op amp generating the other. The op amps may be configured to receive a single-ended signal and convert it to a differential signal. Depending upon the single-ended to differential application, the op amps may be configured in either an inverting or noninverting configuration. The op amps may also be configured in a "pseudo" differential arrangement in which each receives half of a differential signal and buffers and/or amplifies it to generate a differential output signal. In each configuration, the inverting input of one of the op amp: coupled to the noninverting input of the other. That is, instead of biasing the noninverting input of the second op amp to ground or a constant bias voltage, it is tied to the signal input of its companion device. According to a specific embodiment, a number of switches are provided which effect the various configurations of the two op amps depending upon the application.
As will be described in detail below, the effect of this configuration is that a significant component of the input referred noise of the first op amp is presented as a common mode signal on the differential output, this component thus being eliminated by downstream devices, e.g., other op amps, which presumably have excellent common mode rejection. In fact, noise improvement is not the only advantage gained by the present invention. That is, as will be discussed, the deleterious effects of any anomalous op amp behavior which may be modeled as an input referred voltage source, e.g., distortion, is likewise diminished by the technique described herein. Thus, the present invention provides methods and apparatus for generating a differential signal. The output of a first operational amplifier corresponds to one end of the differential signal. The output of a second operational amplifier corresponds to the other end of the differential signal. The inverting input of the first operational amplifier is coupled to the noninverting input of the second operational amplifier.
A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.
BRIEF DESCRIPTION OF THE DRAWINGS Fig 1 is a simplified schematic of circuit for converting a single-ended signal into a differential signal.
Tig 2 is a simplified schematic ot a specific embodiment ot the present invention.
Fig 3 is a simplified schematic of a circuit tor buttering and/or ampli ing a differential signal.
Fig 4 is a simplified schematic of another specific embodiment ot the present invention, and Fig 5 is a detailed schematic ot v et another specific embodiment ot the present invention
DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS Fig 2 is a simplified schematic ot a circuit 200 for converting a single-ended signal to a differential signal designed according to a specific embodiment of the present invention Instead ot grounding the noninv erting input of op amp 2' as shown in Fig 1 the noninverting input ot op amp 2 is instead connected to the inverting input of op amp 1 '
Calculating the circuit noise for this configuration, we have
Vn (V-) = Vn, 2( l + R2VR1 ') (7)
As can be seen this term remains unchanged from the circuit shown in Fig 1 ( see equation ( 1 ) However. Vn2(V+) = Vn2-2(1 + R4VR31)
- Vnr 2(l + R2'/R1,)(R4VR3') + Vn, 2(1 + R4VR3') (8)
and because R3 = R4
Vn-(V^) = 2Vn2 Vn, -R2'/Rl')-r2Vnι (9)
Vndιff2 = Vn(V+)- Vιr(V-) 10)
-Vn2-- Vn, (l - R2VR1') - 2Vn, 2- Vn, (l R2'/R1')
2Vn2 - 2Vn, 1 + R2VR1 ') + 2Vn, 2 (12)
= 2Vn2--2Vn, (R2VR1') (13)
As can be seen. Vndiff" for circuit 200 is less than Vndiff" for circuit 100 by one 2Vιi| " term Moreover, as the ratio of R27R1 " becomes small, the remainder of the noise contribution due to Vni . I e . the input referred noise of the op amp 1 \ also becomes small and. in fact, depending on the system, can become negligible with respect to the contributions of Vn2 For example, if Vin were driven by a conventional +15V/-15V audio op amp design and the circuitry of Fig 2 was +5V circuitry, the R27RT ratio would need to be small to bring the large 30Vpp signal within the 5Vpp constraints. In such a system. R2VR1' would approximately equal 1 /6 and the residual noise contribution of op amp 1 ' would be quite small A furthei advantage of this configuration can be seen when the input-referred noise voltage source Vn, is replaced by any other anomalous behavior which could be modeled as an input-referred v oltage source such as. for example, offset or distortion With such a substitution, the above analysis would still hold true, and the deleterious effects ot these other anomalies in op amp 1 " would be likewise diminished This could be used to substantial advantage by the circuit designer in that the noise, distortion, offset, etc . requirements of op amp 1 ' could be relaxed with the use of this invention, allowing for the substitution of a smaller, cheaper, lower power op amp without compromising overall system performance Λlternativ elv . the inv ention could be used w ith no relaxation in the performance requirements on op amp 1 ' in order to enhance ov erall s stem performance essentially for tree
Another embodiment of the present invention will now be described with reference to Figs 3 and 4 Fig. 3 shows a circuit 300 for buffering and/or amplifying an existing differential signal represented by Vm+ and Vin- The input signal passes through two separate amplifiers, op amp 4 and op amp 5. which are configured to have gains of - 12 Rl 1 and -R14'R1 . respectivelv Their outputs together constitute the amplified differential signal which is passed to a generic differential amplifier block 202 representing any generalized differential receiving circuitry
In this case, the noise contributions of the two amplifiers, op amps 4 and 5.
are
Vn2(V-) = Vn4 2( l + R12'R1 1 ) ( 14)
Vn (V ) = V ( l + R14/R13) ( 15) Vndiff2 = Vn2(V+) - Vn2(V-) = Vn5 2(l + R14/R13) - Vri4 2(l + R12/R11) (16)
As with circuit 100 of Fig.1. there are significant noise contributions from both op amps 4 and 5. Fig.4 is a simplified schematic of a circuit 400 for buffering and/or amplifying an existing differential signal according to another specific embodiment of the present invention. Instead of connecting the noninverting input terminal of op amp 5" to ground as shown in Fig.3. it is instead connected to the inverting input of op amp 4". The noise summary for the configuration of Figure 4 is as follows:
Vn2(V-) = Vιi-2(l + R127RH") (17)
As can be seen this term remains unchanged from the circuit shown in Fig.3 (see equation (14). However.
Vn2(V+) = Vnv2(l ■+■ R147R13") + Vn4- (1 +R137R14') (18)
Vndiff2 = Vn2(V+) - Vn2(V-) = Vn5-2(1 +R147R13") +\'n4-2(l +R137R14")- Vn4-2(1 +R127R1T) (19)
For true differential symmetry. R147R13" = R127R117 and thus:
Vndiff2 = Vn(V-r) - Vn(V-) = Vn5'2(l + R147R13") (20) It can be seen that the reconfiguration has caused the noise contribution of op amp 4' to vanish. If VIM-2 and Vn5-2 are uncorrelated, this constitutes a 3dB reduction in noise contribution from this (pseudo) differential amplification stage. Additionally, as in the case above with the single-ended to differential conversion circuitry, any non-ideality in Opampl which can be modeled as an input-referred voltage source will likewise vanish.
Fig. 5 is a detailed schematic of yet another specific embodiment of the present invention. Circuit 500 employs left hand and right hand op amps 502 and 504 which may be configured such that circuit 500 operates in three modes. The three modes are: (1) pseudo-differential amplification; (2) non-inverting single-ended to differential conversion; and (3) inverting single-ended to differential conversion.
In normal operation, the MUTE input port is at a logic-0 and the CAL_ONB input port is at a logic- 1. The "compress_in" input port is not material to the invention and should be assumed to be at 0V. The circuit elements designated "spltmux2_esd" are cmos transmission gates. Their V, G, and S terminals can be ignored for small signal analysis purposes, and their "entl" input causes conduction between ports "tl" and "tO" when at a logic- 1 and opens the path between ports "tl" and "tO" when at a logic-0. VCM is a common mode bias voltage, in this case 2.4V. LNP is the non-inverting input of each op amp, INM is the inverting input of each op amp, and OUTP is the output terminal of each op amp. All other terminals on the op amps can be ignored for small signal analysis. Both op amps are shown as having two sections, though this is not material to this invention. The circuit elements designated "fb_resbank" are banks of 12 feedback resistors which range from 10.62k to 20k with values selected to yield gain control in 0.5dB steps. The particular feedback resistor configuration used here is not critical to the invention, though, according to a specific embodiment of the invention, the feedback resistance for both op amps remain equal, i.e., track together. Note that some connectivity is established via labels, e.g., INM1 and INM2 "jump" between points in the figure. The circuit is operated as shown in Table 1.
Table 1 While the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. For example, the various embodiments of the present invention may be implemented using discrete components, or as an integrated circuit using conventional semiconductor fabrication techniques. Moreover, an integrated circuit implementation of the present invention may employ any appropriate technology such as. for example, CMOS technology. In addition, the connections between the operational amplifiers of the present invention may be permanently hardwired, or programmable as described above with reference to Fig. 5. Therefore, the scope of the invention should be determined with reference to the appended claims.

Claims

WHAT IS CLAIMED IS:
1. A circuit for generating a differential signal, comprising: a first operational amplifier, the output of the first operational amplifier corresponding to one end of the differential signal; and a second operational amplifier, the output of the second operational amplifier corresponding to the other end of the differential signal; wherein the inverting input of one of the first and second operational amplifiers is coupled to the noninverting input of the other of the first and second operational amplifiers.
2. The circuit of claim 1 wherein the first and second operational amplifiers are configured to receive a single-ended input signal and generate the differential signal.
3. The circuit of claim 2 wherein the first and second operational amplifiers are configured as an inverting circuit.
4. The circuit of claim 2 wherein the first and second operational amplifiers are configured as a noninverting circuit.
5. The circuit of claim 1 wherein the first and second operational amplifiers are configured to receive a differential input signal and generate the differential signal.
6. The circuit of claim 1 further comprising a plurality of switches for configuring the first and second operational amplifiers into a plurality of configurations.
7. The circuit of claim 6 wherein the plurality of configurations includes a first configuration in which the first and second operational amplifiers are configured to receive a single-ended input signal and generate the differential signal.
8. The circuit of claim 7 wherein the first and second operational amplifiers are configured as an inverting circuit in the first configuration.
9. The circuit of claim 7 wherein the first and second operational amplifiers are configured as a noninverting circuit in the first configuration.
10. The circuit of claim 6 wherein the plurality of configurations includes a first configuration in which the first and second operational amplifiers are configured to receive a differential input signal and generate the differential signal.
11. The circuit of claim 6 wherein the plurality of switches are controlled by switch control logic circuitry coupled to first and second logic inputs.
12. The circuit of claim 11 wherein the switch the switch control logic circuitry corresponds to a truth table, the truth table being as follows:
13. The circuit of claim 1 wherein the circuit is implemented with discrete components.
14. The circuit of claim 1 wherein the circuit is an integrated circuit.
15. A circuit for generating a differential output signal, comprising: a first operational amplifier having an output corresponding to one end of the differential output signal; a second operational amplifier having an output corresponding to the other end of the differential output signal; and a plurality of switches coupled to the first and second operational amplifiers; wherein in a first mode the plurality of switches configure the first and second operational amplifiers to receive a single-ended input signal and generate the differential output signal, and in a second mode, the plurality of switches configure the first .and second operational amplifiers to receive a differential input signal and generate the differential output signal, and wherein in each of the first and second modes the inverting input of one of the first and second operational amplifiers is coupled to the noninverting input of the other of the first and second operational amplifiers.
16. An electronic device comprising a circuit for generating a differential signal, the circuit comprising: a first operational amplifier, the output of the first operational amplifier corresponding to one end of the differential signal; and a second operational amplifier, the output of the second operational amplifier corresponding to the other end of the differential signal; wherein the inverting input of the first operational amplifier is coupled to the noninverting input of the second operational amplifier.
17. A circuit for generating a differential signal, comprising: a first operational amplifier having a signal input and a bias input, the output of the first operational amplifier corresponding to one end of the differential signal; and a second operational amplifier having a signal input and a bias input, the output of the second operational amplifier corresponding to the other end of the differential signal; wherein the signal input of the first operational amplifier is coupled to the bias input of the second operational amplifier.
EP99965342A 1999-01-04 1999-12-28 Noise reduction scheme for operational amplifiers Withdrawn EP1147600A4 (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US11470699P 1999-01-04 1999-01-04
US114706P 1999-01-04
US14642999P 1999-07-29 1999-07-29
US146429P 1999-07-29
US406319 1999-09-27
US09/406,319 US6329876B1 (en) 1999-01-04 1999-09-27 Noise reduction scheme for operational amplifiers
PCT/US1999/031057 WO2000041297A1 (en) 1999-01-04 1999-12-28 Noise reduction scheme for operational amplifiers

Publications (2)

Publication Number Publication Date
EP1147600A1 true EP1147600A1 (en) 2001-10-24
EP1147600A4 EP1147600A4 (en) 2004-12-01

Family

ID=27381546

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99965342A Withdrawn EP1147600A4 (en) 1999-01-04 1999-12-28 Noise reduction scheme for operational amplifiers

Country Status (9)

Country Link
US (2) US6329876B1 (en)
EP (1) EP1147600A4 (en)
JP (1) JP2002534884A (en)
KR (1) KR20010101388A (en)
CN (1) CN1336035A (en)
AU (1) AU3128300A (en)
CA (1) CA2360213A1 (en)
TW (1) TW471220B (en)
WO (1) WO2000041297A1 (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100459714B1 (en) * 2002-05-03 2004-12-03 삼성전자주식회사 DC offset compensation circuit and method of closed loop operational amplifier
JP3476454B1 (en) * 2002-10-01 2003-12-10 沖電気工業株式会社 Signal amplification circuit
US6731165B1 (en) 2003-01-06 2004-05-04 Daniel J. Marz Electronic amplifier
US7180369B1 (en) * 2003-05-15 2007-02-20 Marvell International Ltd. Baseband filter start-up circuit
KR100698332B1 (en) * 2005-02-04 2007-03-23 삼성전자주식회사 Gain Control Amplifier
US7230483B2 (en) * 2005-03-01 2007-06-12 Taiwan Semiconductor Manufacturing Co., Ltd. Negative feedback system with an error compensation scheme
KR100715438B1 (en) * 2005-08-05 2007-05-09 삼성전자주식회사 Display Apparatus And Control Method Thereof
JP2009159110A (en) * 2007-12-25 2009-07-16 Sanyo Electric Co Ltd Amplifier circuit
US7965139B1 (en) * 2010-03-05 2011-06-21 Texas Instruments Incorporated Amplifier offset and noise reduction in a multistage system
JP5712558B2 (en) * 2010-10-27 2015-05-07 セイコーエプソン株式会社 Signal level conversion circuit, physical quantity detection device, and electronic apparatus
GB2504741A (en) * 2012-08-08 2014-02-12 Wolfson Ltd Differential to single-ended converter suitable for an audio driver
CN102927998A (en) * 2012-11-21 2013-02-13 昆山北极光电子科技有限公司 Multi-channel vibration noise filtering method
TWI494735B (en) * 2013-04-15 2015-08-01 Novatek Microelectronics Corp Compensation module and voltage regulation device
KR101579517B1 (en) * 2014-05-13 2015-12-22 (주) 로임시스템 Apparatus for measuring biological signal
CN104363545B (en) * 2014-10-17 2015-06-03 深圳市时尚德源文化传播有限公司 Audio denoising circuit, smart terminal adopting same and teaching system
US9806703B2 (en) * 2015-09-03 2017-10-31 Mediatek Inc. Single-ended to differential conversion circuit and signal processing module
CN106505985B (en) * 2015-09-03 2019-04-26 联发科技股份有限公司 It is single-ended to differential conversion circuit and signal processing module
US9780734B2 (en) * 2015-10-06 2017-10-03 Qualcomm Incorporated Noise cancelling baseband amplifier
US9929742B2 (en) * 2016-08-17 2018-03-27 Mediatek Inc. Feed-forward operational amplifier noise cancellation technique and associated filter and delta-sigma modulator
CN107817097A (en) * 2017-12-05 2018-03-20 深圳市杰普特光电股份有限公司 Laser optical detection circuit
US10381992B1 (en) * 2018-02-20 2019-08-13 Texas Instruments Incorporated Amplitude control with signal swapping
US11431308B2 (en) * 2019-04-05 2022-08-30 Baker Hughes Oilfield Operations Llc Differential noise cancellation
KR20220019347A (en) * 2020-08-10 2022-02-17 매그나칩 반도체 유한회사 Current mode logic driver and transport driver including the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3566298A (en) * 1968-04-10 1971-02-23 Cossor Ltd A C Amplifier circuit providing a floating output
US5376899A (en) * 1994-02-04 1994-12-27 Pass Laboratories, Inc. Amplifier with gain stages coupled for differential error correction
EP0766381A1 (en) * 1995-09-29 1997-04-02 Rockwell International Corporation Improved single-ended to differential converter with relaxed common-mode input requirements

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320351A (en) * 1980-02-25 1982-03-16 Sri International Differential amplifying system with bootstrapping
BE1000708A7 (en) * 1987-06-30 1989-03-14 Bell Telephone Mfg Correction circuit for amp.
IT1228028B (en) * 1988-12-15 1991-05-27 Sgs Thomson Microelectronics PILOT SIGNAL GENERATOR FOR TRANSISTORS CONNECTED IN HALF BRIDGE CONFIGURATION
US5095282A (en) * 1990-08-23 1992-03-10 Nvision, Inc. Differential amplifier apparatus
IT1243920B (en) * 1990-11-20 1994-06-28 Sgs Thomson Microelectronics HIGH EFFICIENCY AUDIO POWER AMPLIFIER COMPOSED OF TWO AMPLIFIERS WITH A SINGLE POWER SUPPLY.
US5315267A (en) * 1992-01-06 1994-05-24 Neff Instrument Corporation Composite differential direct-coupled instrumentation amplifier
DE4216203A1 (en) * 1992-05-15 1993-11-18 Sgs Thomson Microelectronics Control circuit
FR2724072A1 (en) * 1994-08-25 1996-03-01 Philips Composants POWER AMPLIFIER STAGE, OF FOLLOWER TYPE.
JP3601890B2 (en) * 1995-10-30 2004-12-15 株式会社東芝 Offset removal circuit
JP3532365B2 (en) * 1996-11-15 2004-05-31 株式会社ルネサステクノロジ Amplifier circuit
US5841318A (en) * 1997-01-21 1998-11-24 Phase Metrics, Inc. Low noise preamplifier for a magneto-resistive head tester
US5990737A (en) * 1997-04-28 1999-11-23 Kabushiki Kaisha Toshiba Balanced amplifier using single-ended output operational amplifiers
JPH1117478A (en) * 1997-06-27 1999-01-22 Matsushita Electric Ind Co Ltd Power amplifier
US6160446A (en) * 1998-06-05 2000-12-12 Lucent Technologies Inc. Balanced differential amplifier without common-mode feedback circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3566298A (en) * 1968-04-10 1971-02-23 Cossor Ltd A C Amplifier circuit providing a floating output
US5376899A (en) * 1994-02-04 1994-12-27 Pass Laboratories, Inc. Amplifier with gain stages coupled for differential error correction
EP0766381A1 (en) * 1995-09-29 1997-04-02 Rockwell International Corporation Improved single-ended to differential converter with relaxed common-mode input requirements

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO0041297A1 *

Also Published As

Publication number Publication date
TW471220B (en) 2002-01-01
WO2000041297A1 (en) 2000-07-13
CN1336035A (en) 2002-02-13
US20010052815A1 (en) 2001-12-20
US6329876B1 (en) 2001-12-11
KR20010101388A (en) 2001-11-14
US6566946B2 (en) 2003-05-20
AU3128300A (en) 2000-07-24
EP1147600A4 (en) 2004-12-01
CA2360213A1 (en) 2000-07-13
JP2002534884A (en) 2002-10-15

Similar Documents

Publication Publication Date Title
WO2000041297A1 (en) Noise reduction scheme for operational amplifiers
US7795960B2 (en) Low power, low noise amplifier system
US7336123B2 (en) Chopper amplifier circuit apparatus operable at low voltage utilizing switched operational amplifier
US6351506B1 (en) Switched capacitor filter circuit having reduced offsets and providing offset compensation when used in a closed feedback loop
US6833756B2 (en) Input buffer amplifier with centroidal layout
US20090067545A1 (en) Receiver of high speed digital interface
TWI455479B (en) Systems and methods for offset cancellation method for dc-coupled audio drivers
US8289077B2 (en) Signal processor comprising an amplifier
EP2632174B1 (en) A circuit for use with a loudspeaker for portable equipments
KR20060129531A (en) Highly linear variable gain amplifier
US7499489B1 (en) Equalization in clock recovery receivers
US7170338B1 (en) Chopper stabilization circuits and methods
US6160446A (en) Balanced differential amplifier without common-mode feedback circuit
Centurelli et al. Design solutions for sample-and-hold circuits in CMOS nanometer technologies
Bahmani et al. A highly linear pseudo-differential transconductance [CMOS OTA]
CN103516314A (en) Low noise amplifier and receiver without SAW filter
JPH11500883A (en) amplifier
Yoshida et al. A 1v supply 50nv//spl radic/hz noise psd cmos amplifier using noise reduction technique of autozeroing and chopper stabilization
JP2008306614A (en) Transimpedance amplifier
Lee Low-voltage op amp design and differential difference amplifier design using linear transconductor with resistor input
Karthikeyan et al. Design of low-voltage front-end interface for switched-op amp circuits
Krishnapura et al. Simplified technique for syllabic companding in log-domain filters
CN109075754B (en) Single-end instrument folding grid-cathode amplifier
Yoshida et al. A 1 V low-noise CMOS amplifier using autozeroing and chopper stabilization technique
JPH08148950A (en) Balanced amplifier circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20010801

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL PAYMENT 20010801;LT PAYMENT 20010801;LV PAYMENT 20010801;MK PAYMENT 20010801;RO PAYMENT 20010801;SI PAYMENT 20010801

A4 Supplementary search report drawn up and despatched

Effective date: 20041015

17Q First examination report despatched

Effective date: 20070119

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20070530