EP1266235B1 - Controllable and testable oscillator apparatus for an integrated circuit - Google Patents
Controllable and testable oscillator apparatus for an integrated circuit Download PDFInfo
- Publication number
- EP1266235B1 EP1266235B1 EP01922304A EP01922304A EP1266235B1 EP 1266235 B1 EP1266235 B1 EP 1266235B1 EP 01922304 A EP01922304 A EP 01922304A EP 01922304 A EP01922304 A EP 01922304A EP 1266235 B1 EP1266235 B1 EP 1266235B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- integrated circuit
- signal
- oscillator
- mode
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. by varying supply voltage
- G01R31/3016—Delay or race condition test, e.g. race hazard test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318577—AC testing, e.g. current testing, burn-in
- G01R31/31858—Delay testing
Description
- The present invention relates to integrated circuits and, more particularly, to an internal clock generating apparatus in an integrated circuit.
- Integrated circuits (ICs) are extensively, if not exclusively, used in most electronic devices of today. Such ICs may be digital, analog, or a combination of digital/analog technology. In all types of ICs, it is necessary to provide on-chip clock circuitry to generate and/or provide an on-chip clock.
- Ring oscillators are commonly used to generate on-chip clocks in digital ICs. Ring oscillators are particularly attractive for such usage because they are fully self-contained in the IC and do not require the use of any Input/Output (I/O) pins of the IC. It is beneficial for various reasons to limit the number of I/O pins on an IC.
- It is critical to perform production testing of the various functions and/or characteristics of an IC including a ring oscillator. However, in order to perform production testing of an IC that contains a ring oscillator, it is desirable to provide a means of bypassing the ring oscillator and introducing a test clock in its place. For example, a test procedure for testing digital ICs usually includes timing tests, such as tests to determine setup and hold time data. These tests typically require control of the test clock and thus cannot simply use the free-running ring oscillator.
-
DE 199 05 499 A describes a device having an internal circuit for performing a predetermined processing and outputting a signal from an output terminal to the outside. A clock generation circuit such as an oscillation circuit generates a clock signal and provides the generated clock signal to the internal circuit and other circuits. -
DE 198 305 71 A describes an integrated circuit having a clock input for an external clock signal and an output unit controlled by an input clock signal in a normal mode of operation to output data to a data output. A control unit generates the internal clock signal from the external clock signal. In the known circuit a control unit generates the internal clock signal from the external clock signal. -
US-A-5,126,691 describes a variable clock delay circuit. The circuit provides a clock output signal whose phase can be varied with respect to an incoming reference signal. The known circuit includes a Phase Locked-Loop circuit including a ring oscillator having a plurality of delay stages, the output of each delay stage providing an input to a multiplexer circuit. The multiplexer circuit is responsive to a plurality of input signals for selectively providing one of the output signals from the ring oscillator. The output of the multiplexer circuit is provided to a divider. - It is therefore desirable to provide a means to test the ring oscillator via I/O pins of the IC. In particular, the delay through the ring oscillator determines its frequency, and thus it is desirable to characterize this delay over process, temperature, and voltage.
- The present invention is a clock generator apparatus for an integrated circuit that is functional in various modes of operation. Such modes of operation include generating a clock signal for clocking internal circuitry/logic of the integrated circuit, bypassing the clock generator and/or only a portion of the clock generator, introducing a test clock for digital testing, and/or isolating and measuring a delay time through the clock generator.
- In a general form, the clock generator apparatus includes an oscillator and associated control circuitry/logic. The oscillator and associated control circuitry/logic are in communication with and utilize only existing input/output pins of the integrated circuit. The control circuitry/logic is operable to receive control signals via the input/output pins to provide the various modes of operation via the input/output pins.
- The existing input/output pins are pins that are normally functional pins of the integrated circuit. The present invention utilizes these pins to enable the various test modes. The multiplexing of the selective input/output pins allows the integrated circuit to operate in a normal mode, but enables test modes when it is desired to test the integrated circuit. Sharing the function of these pins eliminates the need for adding test pins on the integrated circuit.
- In a particular form, the clock generator apparatus is a ring oscillator and the control circuitry/logic includes multiplexers operable to receive the control signals from the input/output pins. The ring oscillator is formed by a delay line having a net inversion around a feedback loop to provide any frequency of clock signal. The delay line may be formed by a plurality of digital buffers. In order to provide net inversion, the ring oscillator is formed by either an odd number of inverters, or an even number of non-inverting buffers and an inverter. The frequency of the clock signal from the plurality of digital buffers may be reduced by appropriate divider circuitry/logic.
- Reference to the following description of the present invention should be taken in conjunction with the accompanying drawings, wherein:
-
Fig. 1 is a representation of an integrated circuit in which the present invention may be utilized; -
Fig. 2 is a schematic diagram of an exemplary embodiment of a ring oscillator and accompanying IC circuitry/logic in accordance with the principles of the present invention; -
Fig. 3 is a Table showing the various functionality of the exemplary embodiment of the ring oscillator and accompanying IC circuitry/logic ofFig. 2 under the control conditions also presented in the Table; and -
Fig. 4 is a timing diagram for the exemplary embodiment of the ring oscillator and accompanying IC circuitry/logic ofFig. 2 . - Corresponding reference characters indicate corresponding parts throughout the several views.
- With reference to
Fig. 1 , there is depicted an integrated circuit (IC) generally designated 10 in which the present invention may be used. The IC 10 includes acase 12 that may contain analog, digital, and/or analog/digital logic/circuitry. The IC 10 includes a plurality of Input/Output (I/O) pins each one of which is generally designated 14. The number of I/O pins 14 will vary per the type and/or function of the IC. However, in accordance with an aspect of the present invention, the number of I/O pins 14 of theIC 10 does not change with the addition of the present invention. - Each one of the I/
O pins 14 has a specific purpose/function dictated by the particular type and/or design of the IC. It should be appreciated that the particular type of IC is not material to the application and/or implementation of the principles of the present invention. Given this premise, however, several of the I/O pins 14 will be arbitrarily designated to comport with at leastFig. 2 and the discussion relating thereto. Therefore, it should be additionally appreciated that the below designation of specific I/O pins of the general I/O pins 14 are completely arbitrary. As well, the name of each designated I/O pin is arbitrary. - I/
O pin 15 of the general I/O pins 14 is thus arbitrarily designated a DATA_OUT I/O pin. I/O pin 16 of the general I/O pins 14 is thus arbitrarily designated a SCAN_MODE I/O pin. I/O pin 17 of the general I/O pins 14 is thus arbitrarily designated a RESETN I/O pin. I/O pin 18 of the general I/O pins 14 is thus arbitrarily designated a SCAN_ENABLE I/O pin. I/O pin 19 of the general I/O pins 14 is thus arbitrarily designated a Port_A5 I/O pin. - Referring now to
Fig. 2 , there is shown a schematic or circuit/logic diagram/layout of a portion of circuitry/logic, generally designated 20, within theIC 10. In accordance with an aspect of the present invention, there is provided an oscillator or oscillator circuitry/logic, generally designated 30, within or as part of the portion of circuitry/logic 20. In a preferred form theoscillator 30 comprises a ring oscillator and hereinafter, will be referred to as a ring oscillator. It should be appreciated, however, that theoscillator 30 may constitute another type of oscillator that functions/performs in the manner set forth herein. In addition, there is provided control circuitry/logic, generally designated 31, that may or may not form a part of thering oscillator 30 proper, that is responsive to control signals to provide various modes of operation thereof as described herein either in conjunction with or not in conjunction with other circuitry/logic of the circuitry/logic 20 as herein described. Hereinafter, theterm ring oscillator 30 will be assumed to include the control circuitry/logic 31 therein unless specifically indicated otherwise. - The
ring oscillator 30 is coupled to or in communication with several I/O pins 14. In particular, thering oscillator 30 is coupled to the DATA_OUT I/O pin 15, the SCAN_MODE I/O pin 16, the RESETN I/O pin 17, the SCAN_ENABLE I/O pin 18, and the Port_A5 I/O pin 19. The line labeled Port_A5_Internal is the Port_A5 of theintegrated circuit 10 without the addition of the present invention. Thus, when themultiplexer 44 receives a logic "0" or low, the Port_A5_Internal signal is provided to the Port_A5 I/O pin 19 as it would without the addition of the present invention. When themultiplexer 44 receives a logic "1" or high, the output signal from themultiplexer 40 is provided as the signal to the Port_A5 I/O pin 19. - The output of the
ring oscillator 30 is a clock signal which, in response to a control signal or control signals, may be provided to theIC_CLK output 48, may be bypassed completely, and/or may be provided as an output of theIC 10 on Port_A5 I/O pin 19. For example, I/O pins provided for implementing a test mode function of the IC 10 (such as "SCAN_ENABLE" and "SCAN_MODE" I/O pins 18 and 16 respectively used to perform a digital scan test) may be used to provide control signals to control a series of multiplexers (MUXs) as explained further below. TheIC_CLK output 48 is an output of the oscillator arrangement shown inFig. 2 that produces a signal that is coupled to circuitry internal toIC 10. That is,IC_CLK output 48 is an output that is in communication with further IC circuitry/logic (not shown) to provide the clock signal generated by thering oscillator 30 to the further IC circuitry/logic internal to theIC 10. Thus, the IC_CLK signal is used to clock digital logic/circuitry (not shown) internal to theIC 10. - The
ring oscillator 30 includesdelay logic 34 that preferably comprises a plurality of digital buffers or inverters (hereinafter, inclusively "digital buffers"). InFig. 2 , thedelay logic 34 includes an even number of digital buffers to provide a net inversion. The output of thedelay logic 34 is provided as one input (here arbitrarily the "0" input) of amultiplexer 32 that has an inverted output (hence the "dot" or "circle" designation at its output). Alternatively, thedelay logic 34 may be provided with an odd number of inverters in which case the output of themultiplexer 32 would not be inverted. In either case, when a control signal from the SCAN_MODE I/O pin 16 provides a logic "0" or low to themultiplexer 32, a closed loop is formed. The resulting circuit will oscillate at a frequency of approximately ½*td, where td is the total delay time around the closed loop. In an exemplary embodiment described herein, td equals n times the typical propagation delay of one of the digital buffers or inverters where n is the number of digital buffers or inverters in the loop (200 digital buffers or inverters in the exemplary embodiment). When themultiplexer 32 receives a control signal from the SCAN_MODE I/O pin that provides a logic "1" or high, themultiplexer 32 provides the signal that is on the DATA_OUT I/O pin 15 to thedelay logic 34 such that an open loop is formed. When an open loop is formed, there is no oscillator functionality. Various modes are achieved when themultiplexer 32 receives a logic "1" from the SCAN_MODE I/O pin 16, some of which are provided in the Table 50 ofFig. 3 . - The output signal from the
delay logic 34 is also provided to an input of divider circuitry/logic 36. Thedivider 36 is operable during receipt of a logic "1" or high signal from the RESETN I/O pin 17, while a logic "0" or low signal from the RESETN I/O pin 17 resets thedivider 36. Continued receipt of a logic "0" or low signal from the RESETN I/O pin 17 disables thedivider 36 until a logic "1" or high signal is received. Thedivider 36 divides down or lowers the frequency of the ring oscillator (Fring) by a value determined by the circuitry/logic of thedivider 36. By providing adivider 36, the silicon area of the integrated circuit occupied by the digital buffers of thedelay logic 34 is minimized or reduced, because a higher frequency reduces the number of digital buffers needed to implement the delay circuitry/logic 34). Thus, thering oscillator 30 operates at a higher frequency than a desired frequency for the operation of the internal circuitry/logic of the integrated circuit that is then divided down by thedivider 36 to produce a clock signal at a system clock rate (desired frequency of operation of the integrated circuit). - In the exemplary embodiment, the number of buffers included in the
ring oscillator 30 is chosen to achieve a nominal frequency of 40 MHz (Fring). The output of thering oscillator 30 is provided to thedivider 36 that divides the Fring by four (4) resulting in a 10 MHz output signal (Fring/4) that is provided to themultiplexer 38 at one input (the "0" input) thereof. - Another input (the "1" input) of the
multiplexer 38 receives the undivided signal (Fring) from thedelay logic 34. Selection of the output of themultiplexer 38 is under control of the signal from the SCAN_MODE I/O pin 16. A logic "1" or high signal on or from the SCAN_MODE I/O pin 17 selects the "1" input of themultiplexer 38 or the undivided signal (Fring) from thedelay logic 34. A logic "0" or low signal on or from the SCAN_MODE I/O pin 17 selects the "0" input of themultiplexer 38 or the divided signal (Fring/4) from thedelay logic 34. - The output of the
multiplexer 38 as selected by the SCAN_MODE signal is provided to one input (the "1" input) of amultiplexer 40. Another input (the "0" input) of themultiplexer 40 receives the undivided signal (Fring) from thedelay logic 34. Selection of the output of themultiplexer 40 is under control of the signal from the RESETN I/O pin 17. A logic "1" or high signal on or from the RESETN I/O pin 17 provides the output signal from themultiplexer 38 as the output signal of themultiplexer 40, while a logic "0" or low signal on or from the RESETN I/O pin 17 provides the output signal from the delay logic 34 (i.e. the undivided frequency signal Fring) as the output signal of themultiplexer 40. - The output of the
multiplexer 40 as selected by the RESETN signal is provided to one input (the "0" input) of amultiplexer 42 and to the "1" input of themultiplexer 44 as indicated above. Another input (the "0" input) of themultiplexer 42 receives the signal on or from the DATA_OUT I/O pin 15. Selection of the output of themultiplexer 42 is under control of the signal from the SCAN_MODE I/O pin 16. A logic "1" or high signal on or from the SCAN_MODE I/O pin 16 provides the DATA_OUT signal as the output of themultiplexer 42, while a logic "0" or low signal on or from the SCAN_MODE I/O pin 16 provides the output of themultiplexer 40 as the output of themultiplexer 42. The output of themultiplexer 40 is provided to theIC_CLK line 48 as an internal signal. The internal signal on theIC_CLK line 48 is provided to the various internal circuitry/logic of theIC 10. Depending on the internal signal, various modes of operation may be maintained. These various modes of operation may be in conjunction with signals on, from, and/or to the various inputs and/or outputs of theintegrated circuit 10 as herein described. - It should be recognized that the inputs ("1" and "0") to the various multiplexers may be reversed in which case the various input signals as indicated in the truth table portion of the Table 50 of
Fig. 3 would be modified accordingly to provide the function and/or signals to the Outputs as indicated. - Referring to
Fig. 3 , there is shown a Table, generally designated 50, for the various multiplexers shown inFig. 2 to implement the functions described herein and in the Table 50 under the control conditions defined by the truth table included therein and, in particular for the Inputs SCAN_ENABLE, SCAN_MODE, and RESETN. The Table 50 also shows the Outputs IC_CLK and PORT_A5, and the Function(Mode)/Comments. - In
Fig. 2 and the Table 50 ofFig. 3 , SCAN_ENABLE, SCAN_MODE, RESETN, and DATA_OUT are signals associated with input and/or output (I/O) pins of theIC 10. These signals are logically combined by the operation of the various multiplexers shown inFig. 2 to generate the various mode functions listed in the Table 50. IC_CLK is a clock signal generated by the arrangement shown inFig. 2 that is used to clock digital logic internal to theIC 10. Port_A5 is an output signal from theIC 10 that is generated by themultiplexer 44 to provide, as shown in the Table 50, either observation of the ring oscillator operation during a test mode of operation of theIC 10, or a normal output of theIC 10 during a normal mode of operation of theIC 10. - Referring to
Fig. 4 , there is shown an exemplary timing chart, generally designated 80, illustrating the operation of the various features/functions shown inFig. 2 , listed in the Table 50 ofFig. 3 , and described herein in conjunction therewith. It also represents a simulation display of the various test modes described in the Table 50.
Claims (20)
- An integrated circuit comprising:an oscillator (30) operable to generate a first clock signal, the oscillator comprising a delay logic (34) providing a net inversion delay output signal and a divider (36) in communication with the delay logic and operable to receive the net inversion delay output signal and produce the first clock signal; andcontrol means (31) responsive to a control signal from a source external to the integrated circuit and operable to cause the integrated circuit to operate in one of:a) a first mode of operation during which the integrated circuit operates in response to the first clock signal (IC_CLK) and produces a first output signal at an output terminal (Port_A5) of the integrated circuit; andb) a second mode of operation during which the first clock signal is provided at the output terminal (Port_A5) of the integrated circuit.
- The integrated circuit of claim 1, wherein said oscillator comprises a ring oscillator and the first clock signal corresponds to an output of the ring oscillator.
- The integrated circuit of claim 2, wherein
said control means comprises:a plurality of multiplexers (38, 40, 42, 44) operable to receive the control signal. - The integrated circuit of claim 1, further comprising an input terminal for coupling a second clock signal to said oscillator from a source external to the integrated circuit; and
wherein circuitry internal to the integrated circuit operates in response to the second clock signal during of second mode of operation. - The integrated circuit of claim 4, wherein the integrated circuit has a third mode of operation during which the oscillator is responsive to the second clock signal for providing an output signal at the output terminal determining a delay associated with the oscillator; and
said control means is responsive to the control signal from the source external to the integrated circuit for causing the integrated circuit to operate in one of said first mode, said second mode, and said third mode of operation. - The integrated circuit of claim 1, wherein said oscillator comprises:a ring oscillator for producing a first signal at a first frequency; anda frequency divider responsive to the first signal at the first frequency for producing a second signal at a second frequency that is less than the first frequency;wherein during the first mode of operation internal circuits of the integrated circuit operate in response to the second signal at the second frequency; and wherein during the third mode of operation the first signal at the first frequency is provided to the output terminal of the integrated circuit.
- The integrated circuit as claimed in claim 1, wherein said
control means is in communication with said oscillator and input pins of the integrated circuit, and the control signal is applied to at least one of the input pins of the integrated circuit from a source external to the integrated circuit
and, in the first mode of operation, the oscillator is enabled for generating the first clock signal, and the first clock signal is provided only a circuitry internal to the integrated circuit. - The integrated circuit of claim 7, wherein said oscillator comprises:a ring oscillator comprised of a plurality of digital buffers; anda multiplexer having first and second inputs selectable for providing an output of the multiplexer, wherein a first input receives the first clock signal to form a closed loop, and a second input receives an internally generated signal.
- The integrated circuit of claim 8, wherein said
frequency divider produces a second signal at a second frequency that is less than the first frequency; and
wherein during the first mode of operation the internal circuits operate in response to the second signal at the second frequency. - The integrated circuit of claim 7, further comprising an input terminal operable to couple a second clock signal to the oscillator from a second source external to the integrated circuit; and
wherein the circuitry internal to the integrated circuit operates in response to the second clock signal during the second mode of operation. - The integrated circuit of claim 10, wherein the integrated circuit has a third mode of operation during which the oscillator is responsive to the second clock signal for providing an output signal at the output terminal of the integrated circuit for determining a delay associated with the oscillator.
- The integrated circuit of claim 8, wherein the ring oscillator provides a net inversion of an input signal and comprises an even plurality of digital buffers; and
wherein the output of the control multiplexer is inverted. - The integrated circuit of claim 8, wherein the ring oscillator provides a net inversion of an input signal and comprises an even plurality of digital buffers.
- The integrated circuit of claim 7, wherein the control means comprises a plurality of multiplexers.
- The integrated circuit of claim 1, further
comprising:a plurality of I/O pins; anda clock generator in communication with at least one of the plurality of I/O pins and operable to generate a first clock signal of a first frequency; andsaid control means is in communication with the clock generator and at least some of the plurality of I/O pins,the integrated circuit further operating in:c) a third mode of operation during which the first clock signal is provided at the output pin of the plurality of I/O pins and wherein circuitry internal to the integrated circuit operates in response to a second clock signal provided to the integrated circuit from a source external to the integrated circuit via one of the plurality of I/O pins; andd) a fourth mode of operation during which the clock generator is responsive to the second clock signal for providing an output signal at an output pin of the plurality of I/O pins for determining a delay associated with the clock generator. - The integrated circuit of claim 15, wherein the clock generator comprises an oscillator; and
the control means comprises a plurality of control multiplexers. - The integrated circuit of claim 16, wherein the oscillator comprises:a ring oscillator comprised of a plurality of digital buffers; anda control multiplexer having first and second inputs selectable for providing an output of the control multiplexer, wherein a first input receives the first clock signal to form a closed loop, and a second input receives an internally generated signal.
- The integrated circuit of claim 17, wherein said ring oscillator further comprises:a frequency divider responsive to the first signal at the first frequency for producing a second signal at a second frequency that is less than the first frequency; andwherein during the first mode of operation the internal circuit operate in response to the second signal at the second frequency.
- The integrated circuit of claim 18, wherein the ring oscillator is arranged to provide a net inversion of an input signal applied thereto and comprises an even plurality of digital buffers; and
wherein the output of the control multiplexer is inverted. - The integrated circuit of claim 18, wherein the ring oscillator is arranged to provide a net inversion of an input signal applied thereto and comprises an odd plurality of digital buffers.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19179800P | 2000-03-24 | 2000-03-24 | |
US191798P | 2000-03-24 | ||
PCT/US2001/007455 WO2001073457A2 (en) | 2000-03-24 | 2001-03-08 | Controllable and testable oscillator apparatus for an integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1266235A2 EP1266235A2 (en) | 2002-12-18 |
EP1266235B1 true EP1266235B1 (en) | 2009-07-29 |
Family
ID=22706972
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01922304A Expired - Lifetime EP1266235B1 (en) | 2000-03-24 | 2001-03-08 | Controllable and testable oscillator apparatus for an integrated circuit |
Country Status (11)
Country | Link |
---|---|
US (1) | US6888414B2 (en) |
EP (1) | EP1266235B1 (en) |
JP (1) | JP4980538B2 (en) |
KR (1) | KR100754238B1 (en) |
CN (1) | CN1204408C (en) |
AU (1) | AU2001249121A1 (en) |
DE (1) | DE60139380D1 (en) |
HK (1) | HK1056014A1 (en) |
MX (1) | MXPA02008946A (en) |
MY (1) | MY130533A (en) |
WO (1) | WO2001073457A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4980538B2 (en) * | 2000-03-24 | 2012-07-18 | トムソン ライセンシング | Controllable and testable oscillator device for integrated circuits |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4480238B2 (en) * | 2000-07-18 | 2010-06-16 | Okiセミコンダクタ株式会社 | Semiconductor device |
US6850123B1 (en) * | 2003-05-27 | 2005-02-01 | Xilinx, Inc. | Circuits and methods for characterizing the speed performance of multi-input combinatorial logic |
GB0424766D0 (en) * | 2004-11-10 | 2004-12-08 | Koninkl Philips Electronics Nv | Testable integrated circuit |
US7373560B1 (en) | 2004-12-08 | 2008-05-13 | Xilinx, Inc. | Circuit for measuring signal delays of asynchronous inputs of synchronous elements |
US7739069B2 (en) * | 2005-03-30 | 2010-06-15 | Nxp B.V. | Test prepared RF integrated circuit |
KR100801054B1 (en) | 2005-10-08 | 2008-02-04 | 삼성전자주식회사 | Apparatus for measuring timing margin of semiconductor circuit and apparatus for measuring on-chip characteristics comprising the same |
US7679458B2 (en) * | 2005-12-06 | 2010-03-16 | Qualcomm, Incorporated | Ring oscillator for determining select-to-output delay of a multiplexer |
US7381101B2 (en) * | 2006-08-25 | 2008-06-03 | Lear Corporation | Battery post connector |
CN102109874B (en) * | 2009-12-28 | 2015-04-22 | 北京普源精电科技有限公司 | Multi-path signal generator |
KR20120096329A (en) | 2011-02-22 | 2012-08-30 | 삼성전자주식회사 | Integrated system comprising signal analysys circuit |
US9091827B2 (en) | 2012-07-09 | 2015-07-28 | Luxtera, Inc. | Method and system for grating couplers incorporating perturbed waveguides |
US10782479B2 (en) | 2013-07-08 | 2020-09-22 | Luxtera Llc | Method and system for mode converters for grating couplers |
US9500700B1 (en) * | 2013-11-15 | 2016-11-22 | Xilinx, Inc. | Circuits for and methods of testing the operation of an input/output port |
US10659014B2 (en) * | 2017-10-13 | 2020-05-19 | Samsung Electronics Co., Ltd. | Clock control in semiconductor system |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4517532A (en) * | 1983-07-01 | 1985-05-14 | Motorola, Inc. | Programmable ring oscillator |
JPS61132883A (en) * | 1984-12-03 | 1986-06-20 | Nec Corp | Semiconductor device |
US5126691A (en) * | 1991-06-17 | 1992-06-30 | Motorola, Inc. | Variable clock delay circuit |
US5355097A (en) * | 1992-09-11 | 1994-10-11 | Cypress Semiconductor Corporation | Potentiometric oscillator with reset and test input |
TW255052B (en) * | 1992-11-03 | 1995-08-21 | Thomson Consumer Electronics | |
US5737342A (en) * | 1996-05-31 | 1998-04-07 | Quantum Corporation | Method for in-chip testing of digital circuits of a synchronously sampled data detection channel |
US5815043A (en) * | 1997-02-13 | 1998-09-29 | Apple Computer, Inc. | Frequency controlled ring oscillator having by passable stages |
JPH11231967A (en) * | 1998-02-17 | 1999-08-27 | Nec Corp | Clock output circuit |
DE19830571C2 (en) * | 1998-07-08 | 2003-03-27 | Infineon Technologies Ag | Integrated circuit |
JP4980538B2 (en) * | 2000-03-24 | 2012-07-18 | トムソン ライセンシング | Controllable and testable oscillator device for integrated circuits |
-
2001
- 2001-03-08 JP JP2001571119A patent/JP4980538B2/en not_active Expired - Lifetime
- 2001-03-08 KR KR1020027012589A patent/KR100754238B1/en active IP Right Grant
- 2001-03-08 MX MXPA02008946A patent/MXPA02008946A/en active IP Right Grant
- 2001-03-08 US US10/239,110 patent/US6888414B2/en not_active Expired - Lifetime
- 2001-03-08 CN CNB018070930A patent/CN1204408C/en not_active Expired - Lifetime
- 2001-03-08 DE DE60139380T patent/DE60139380D1/en not_active Expired - Lifetime
- 2001-03-08 AU AU2001249121A patent/AU2001249121A1/en not_active Abandoned
- 2001-03-08 WO PCT/US2001/007455 patent/WO2001073457A2/en active Application Filing
- 2001-03-08 EP EP01922304A patent/EP1266235B1/en not_active Expired - Lifetime
- 2001-03-23 MY MYPI20011377A patent/MY130533A/en unknown
-
2003
- 2003-11-14 HK HK03108321A patent/HK1056014A1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4980538B2 (en) * | 2000-03-24 | 2012-07-18 | トムソン ライセンシング | Controllable and testable oscillator device for integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
DE60139380D1 (en) | 2009-09-10 |
EP1266235A2 (en) | 2002-12-18 |
MXPA02008946A (en) | 2003-02-10 |
WO2001073457A2 (en) | 2001-10-04 |
WO2001073457A3 (en) | 2002-04-04 |
KR20020086684A (en) | 2002-11-18 |
US20030048142A1 (en) | 2003-03-13 |
AU2001249121A1 (en) | 2001-10-08 |
US6888414B2 (en) | 2005-05-03 |
KR100754238B1 (en) | 2007-09-03 |
HK1056014A1 (en) | 2004-01-30 |
CN1204408C (en) | 2005-06-01 |
MY130533A (en) | 2007-06-29 |
CN1419653A (en) | 2003-05-21 |
JP2003529082A (en) | 2003-09-30 |
JP4980538B2 (en) | 2012-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1266235B1 (en) | Controllable and testable oscillator apparatus for an integrated circuit | |
US5721740A (en) | Flip-flop controller for selectively disabling clock signal | |
US6480045B2 (en) | Digital frequency multiplier | |
US20080115005A1 (en) | Scan-based integrated circuit | |
US5517147A (en) | Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits | |
JP2577923B2 (en) | Pseudo random noise code generator | |
KR940002988A (en) | Semiconductor integrated circuit device | |
JPH05223899A (en) | Formatter circuit | |
US6815986B2 (en) | Design-for-test technique for a delay locked loop | |
US6650162B2 (en) | Digital clock generator circuit with built-in frequency and duty cycle control | |
US5329240A (en) | Apparatus for measuring clock pulse delay in one or more circuits | |
JPH04313119A (en) | Pseudo random number pattern generator | |
JPH10133768A (en) | Clock system and semiconductor device, and method for testing semiconductor device, and cad device | |
US6834356B1 (en) | Functional clock generation controlled by JTAG extensions | |
US6674301B2 (en) | Method and system of evaluating PLL built-in circuit | |
JP3251748B2 (en) | Semiconductor integrated circuit | |
JP2002139557A (en) | Semiconductor device | |
JPH06187797A (en) | Memory integrated circuit | |
JPH11231967A (en) | Clock output circuit | |
JPH0483184A (en) | Semiconductor integrated circuit | |
JPH09105771A (en) | Semiconductor integrated circuit | |
JPH04361179A (en) | Semiconductor integrated circuit device | |
JPH03158778A (en) | Clock input device | |
JPH0545422A (en) | Testing method for synchronizing circuit | |
JPS58161052A (en) | Test circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20020906 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: THOMSON LICENSING |
|
17Q | First examination report despatched |
Effective date: 20070525 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
R17C | First examination report despatched (corrected) |
Effective date: 20070525 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60139380 Country of ref document: DE Date of ref document: 20090910 Kind code of ref document: P |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: THOMSON LICENSING |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20100503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20090729 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60139380 Country of ref document: DE Representative=s name: DEHNS, DE Ref country code: DE Ref legal event code: R082 Ref document number: 60139380 Country of ref document: DE Representative=s name: HOFSTETTER, SCHURACK & PARTNER PATENT- UND REC, DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP Owner name: THOMSON LICENSING DTV, FR Effective date: 20180830 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E Free format text: REGISTERED BETWEEN 20180927 AND 20181005 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 60139380 Country of ref document: DE Representative=s name: DEHNS, DE Ref country code: DE Ref legal event code: R081 Ref document number: 60139380 Country of ref document: DE Owner name: INTERDIGITAL MADISON PATENT HOLDINGS, FR Free format text: FORMER OWNER: THOMSON LICENSING, BOULOGNE-BILLANCOURT, FR |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20200326 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20200326 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20200330 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 60139380 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20210307 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20210307 |