EP1367702B1 - Power supply arrangement - Google Patents

Power supply arrangement Download PDF

Info

Publication number
EP1367702B1
EP1367702B1 EP02388037A EP02388037A EP1367702B1 EP 1367702 B1 EP1367702 B1 EP 1367702B1 EP 02388037 A EP02388037 A EP 02388037A EP 02388037 A EP02388037 A EP 02388037A EP 1367702 B1 EP1367702 B1 EP 1367702B1
Authority
EP
European Patent Office
Prior art keywords
voltage
battery
bat
reduction
conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP02388037A
Other languages
German (de)
French (fr)
Other versions
EP1367702A1 (en
Inventor
Christoph c/o Bernafon AG Kuratli
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bernafon AG
Original Assignee
Bernafon AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to AT02388037T priority Critical patent/ATE403259T1/en
Application filed by Bernafon AG filed Critical Bernafon AG
Priority to DE60227923T priority patent/DE60227923D1/en
Priority to EP02388037A priority patent/EP1367702B1/en
Priority to DK02388037T priority patent/DK1367702T3/en
Priority to AU2003237694A priority patent/AU2003237694A1/en
Priority to US10/515,582 priority patent/US7307858B2/en
Priority to PCT/EP2003/005558 priority patent/WO2003100951A1/en
Publication of EP1367702A1 publication Critical patent/EP1367702A1/en
Application granted granted Critical
Publication of EP1367702B1 publication Critical patent/EP1367702B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps

Abstract

The invention relates to a method for conversion of a battery voltage in a battery operated system, the method comprising providing a voltage reduction to a fixed part of the input voltage and providing a variable reduction that ensures that a minimum voltage is maintained. Preferably the fixed part reduction and the variable reduction are performed in parallel and the fixed voltage conversion is a 2/3 conversion of the input voltage. Also advantageous is it when a fixed voltage conversion and the variable voltage conversion are balanced according to the actual battery voltage. <IMAGE>

Description

    AREA OF THE INVENTION
  • The invention relates to the area of power supply systems for use in connection with battery powered headworn communication devices. More specifically the invention relates to power supply systems where the battery voltage is higher than desired and therefore need to be reduced. Such battery-powered devices may be hearing aids, telephone headsets and other mobile devices.
  • BACKGROUND OF THE INVENTION
  • In connection with battery powered headworn communication devices it is previously known to use a switched mode power supply based on a class-D driver and an external LC-lowpass filter. This solution has a good efficiency but suffers from a variety of problems due to the presence of an inductor, which gives rise to magnetic interference, stability problems and in some cases size problems. Another idea is to use a switched capacitor (sc) step down converter, which in no-load condition would linearly transform the battery voltage to a fraction of it. In principle, this would have a satisfactory function, however, for battery voltages below a certain voltage the output supply can no longer be guaranteed to be the desired. Low battery voltage may occur gradually or instantaneously (sudden load changes) during lifetime of the battery. A third possibility is to use linear regulators to provide a lower voltage than the battery voltage, however a drawback for such conversion is that the energy efficiency is poor. High efficiency is however a very important aspect for battery operated applications where lifetime of the battery may be crucial for the individual in need of such battery-operated device.
  • EP-A-0 610 939 deals with a voltage drop circuit for stabilizing a divided output voltage from a battery in the face of a dynamically varying load in a DRAM IC. US 4,868,908 deals with a power supply down-conversion, regulation, and low battery detection system wherein a battery voltage is down-converted by a high efficiency switched capacitor voltage divider to a suitable intermediate voltage. JP 10028371 deals with a step-up DC-DC regulator.
  • The objective of the invention is therefore to provide a power conversion method and system for battery operated applications, where the energy efficiency is improved compared to previously known linear regulator systems, which does provide a stable power supply and which still is capable of maintaining a sufficient voltage for the battery operated application.
  • SUMMARY OF THE INVENTION
  • According to the invention this objective is achieved by means of the method as defined in claim 1.
  • By performing the conversion in this manner there has been provided an opportunity for a more energy efficient conversion than hitherto known in connection with battery powered headworn communication devices. The conversion may be performed in a stable manner and a sufficient voltage can be maintained during the lifetime of the battery.
  • Advantageous embodiments are defined in the dependent claims 2-5.
  • The two systems are operated in parallel hereby enabling a simple implementation.
  • The reduction fraction is preferably 2/3, but in principle any fraction may be achieved.
  • By balancing the fixed part voltage conversion and the variable part conversion, a possibility of optimising the efficiency of the system may be achieved. In a system comprising a switched capacitor part this is done by setting the clock frequency of the switched capacitor part.
  • Further according to the invention the objective is achieved by means of the system as defined in claim 6.
  • By means of the system defined in claim 6 the same advantages as mentioned in connection with the method may be achieved.
  • Advantageous embodiments are defined in the dependent claims 7 to 9 hereby achieving the same advantages as defined above in connection with the method according to the invention.
  • A battery operated device operating at a voltage lower than the battery voltage, comprising a voltage conversion system according to the present invention is furthermore provided.
  • A hearing aid comprising a voltage conversion system according to the present invention is furthermore provided.
  • The invention will be described more detailed in connection with the following description of a preferred embodiment with reference to the drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • FIG. 1A and FIG. 1B are block diagrams showing a combined switched capacitor/linear DC/DC power supply;
    • FIG. 2 shows typical DC transfer characteristics for the system according to the invention;
    • FIG. 3 shows output current and voltage in the linear regulator as part of the overall supply system;
    • FIG. 4 is a block diagram showing an automatic adapting system;
    • FIG. 5 shows behaviour of voltages and currents in an automatically adapting system;
    • FIG. 6 shows behaviour of an automatically adapting system using transistor level schematics;
    • FIG. 7 shows basic operating principle of 2/3 switched capacitor step down converter;
    DESCRIPTION OF A PREFERRED EMBODIMENT
  • It should be appreciated that the system in principle can be adapted to any input and output voltages and still have the same advantages as in the specific example. The example shown is related to a battery powered headworn communication device, and more specifically to a hearing aid or a headset.
  • The SC step down converter provides a power efficient conversion of the battery voltage by a factor of e.g. 2/3 while the linear regulator ensures operation of the digital supply at low battery voltages. This technique as explained in the following allows significant saving of battery current compared to a supply based on a pure linear regulator. The (high) battery voltage should power efficiently be transformed to a pre-defined lower supply voltage, which can be provided by a SC step down converter. This SC-power converter can however not guarantee sufficient output voltage at a low battery supply. A combination of a linear and a switched capacitor supply is therefore proposed here, where at low battery voltage the linear regulator gradually takes over the load current while maintaining the required supply voltage.
  • FIG. 1A shows the block diagram of the proposed supply FIG. 1B shows a simplified equivalent model. It consists of a 2/3-switched capacitor step down converter plus a linear regulator, which are connected in parallel. The switched capacitor part, whose detailed operation will be described later, can be considered as an ideal transformer applied to the battery with turn ratio n=2/3 and an equivalent resistor R sc. On the other hand, the linear regulator can be seen as fixed voltage source V ref with a (low-impedance) output resistance R lin. When connected in parallel, both of the two parts contribute to the overall load current I L=I sc+I lin with decreasing current I lin (linear regulator) for an increasing battery voltage V bat. Above a critical battery voltage V bat,crit, I lin becomes zero and the load will only be supplied by the switched capacitor part. The advantage of such a combined scheme is that for battery voltages around V bat,crit a power supply is provided by a high efficient DC/DC converter while the linear regulator guarantees a certain minimum voltage V o=V ref. At battery voltages higher than V bat,crit the good efficiency is preserved, however, the output voltage is linearly increased due to the aforementioned transformer characteristics. For some applications, this might not be desired. A slightly more complex system, which automatically adapts the frequency dependent equivalent output resistance R sc of the SC-regulator to the actual load, can maintain good efficiency while keeping the output voltage constant. This is described later.
  • The DC transfer characteristics of the described combined digital supply is shown in FIG. 2. These are based on a simulation using the schematic of FIG. 1 with ideal switches, capacitors and resistors.
  • As already mentioned above, the operation of the proposed SC-digital supply can be divided in two operation modes (reference is made to FIG. 3):
    • Mode 1: V bat > V bat,crit: Only switched capacitor is active. Output voltage V o scales linearly with supply voltage
    • Mode 2: V batV bat,crit: Both linear and switched capacitor part are active. Output voltage V o is constant around V ref.
    For Rlin 0 the DC characteristics can be described as follows:
    • Mode 1 (V bat > V bat,crit) V 0 = 2 3 V bat R L R L + R SC
      Figure imgb0001
    • Mode 2 (V batV bat,crit) V 0 = V ref
      Figure imgb0002
      I bat = I bat , sc + I bat , lin = 1 R SC V ref 1 3 + R SC R L - V bat 2 9
      Figure imgb0003
      I bat , sc = 2 / 3 R SC 2 3 V bat - V ref
      Figure imgb0004
      I bat , lin = 1 R SC V ref 1 + R SC R L - 2 3 V bat
      Figure imgb0005
    Where I bat is the overall battery current, Ibat,sc is the battery current contribution of the switched capacitor part and Ibat,lin is the current contribution of the linear regulator.
  • The critical battery voltage V bat,crit (see FIG. 2) can be derived from equation (5) when setting Ibat,lin to zero: V bat , crit = V ref 3 2 1 + R SC R L
    Figure imgb0006
    The above equations can be used to dimension the SC-digital supply such that its overall efficiency is optimal. The most critical parameter hereby is the knee-point at V bat=V bat,crit. Above this voltage the linear regulator is inactive and the overall efficiency is maximum. V bat,crit should be centered around the typical battery voltages, which can vary from battery type to battery type.
  • If desired, the supply may be configured such that it provides good power efficiency over a wide range of load currents, (which might change dynamically during lifetime of the battery) , whereby the above system can be made more flexible. In principle, this can be done by adapting R sc the same amount as the load resistor changes, as the critical battery voltage V bat,crit, where efficiency is best, depends on the load resistor R L and the switched capacitor resistor R sc. To keep V bat,crit, to be at the optimum independent of the load current, the impedance R sc can be changed by setting the clock frequency f sc appropriate. As an example, one can say: if the load current is doubled, the clock frequency f sc should also be doubled, which then effectively reduces R sc by a factor two.
  • By measurement in the system which tells us whether the supply block operates close to optimum or not the frequency dependent sc-resistor R sc may be changed, such that this optimum is achieved.
  • FIG. 3 depicts a scheme, which provides this information. The top graph shows the output vs. battery voltage whereas the bottom graph depicts the current delivered by the linear regulator. There are three regions of operation. In region 1 the sc-resistor R sc is too high such that current partly has to be provided by the linear regulator. Region 2 is optimal since there is no linear current and the output voltage is close to the target voltage V ref. In region 3, however, the impedance R sc is too low, leading to an (undisirable) increase of the output voltage. The distinguishing of the three regions can be done by voltage and current comparators:
  • Voltage comparator for regions 2 and 3: provides a logic high if V o < V refV, Current comparator for regions 1 and 2: provides a logic high if I lin < I lin, min.
  • By using the signals provided by these two comparators, a feedback loop may be provided in the system, which automatically changes R sc through the clock frequency f sc. An implementation of such a feedback loop is shown in FIG. 4. If the current comparator goes high (R sc to low), R sc will be increased. The effect then is that the system may slowly oscillate between the borders of the good region (2), depending on the load. Time constant of the oscillation is set by the decoupling capacitor CL, the load R L and the sc-resistor R sc.
  • As an example, FIG. 5 shows a behavioural simulation of this adaptive system, when a load current is applied. The bottom trace of the figure shows the output voltage oscillating within a small ripple around V ref. The transient battery current, shown in the third trace, jumps between the two current levels defined by the sc-resistor R sc. In the top part of the figures the waveforms of the two comparators are shown, indicating in which region of operation the system is working (see explanation above).
  • FIG. 6 shows simulation results using a full transistor level schematic for the regulator system. Top trace is the output voltage for load currents varying between 180µA ...500µA. In the middle trace the efficiency is plotted, both for the adaptive and the non-adaptive voltage supply. In the lower trace the oscillation frequency of the aforementioned ripple is shown, appearing between 300µA ...400µA of load current.
  • To understand the basic operating principle of the 2/3 switched capacitor DC/DC converter, FIG. 7 provides some background. The switched capacitor circuit is periodically switched back and forth between the two phases (φ2) "charge phase" and (φ1) "dump phase", from which FIG. 7 shows the transient between φ2 to φ1. In the charge phase, both capacitors C 1 are configured in parallel and put in series to the load capacitor C L. Charge is flowing from the battery to both C 1 and C L and the output becomes V o1-=V bat-V 11, where V 11- is the voltage across C 1. In the dump phase, the capacitors C 1 are the configured in series to the load capacitor C L, in order to arrive at V o1+ =2*V 11+. In no load condition (I L=0) the output voltage does not change from phase to phase, hence V o1+:=V o1- and V 11+:=V 11-. This can only be satisfied for V o. being exactly 2/3*V bat.
  • When a load current I L is applied to the 2/3 SC-DC/DC converter, the settled output voltage V o no longer is exactly 2/3*V bat and a voltage pattern as shown in the bottom of FIG. 7 is achieved. It can be shown that for large load caps C L>>C 1 , the following expression for the output voltage may be used: V 0 = 2 3 V bat - R SC I L
    Figure imgb0007
    where fsc =1/T is the switching frequency and R sc is the equivalent switched capacitor impedance of the 2/3 converter. The voltage ripple ΔV=V o1+-V o1- can be determined to be proportional to R sc and the load current IL (CL>>C1): Δ V R SC I L
    Figure imgb0008

Claims (11)

  1. A method for conversion of a battery voltage in a battery operated system, the method comprising
    • providing a voltage reduction to a fixed part of the input voltage using a switched capacitor conversion element, an equivalent model for which comprises an equivalent output resistor Rsc and
    • providing a variable reduction that ensures that a minimum voltage is maintained
    • providing that the fixed part reduction and the variable part reduction are performed in parallel, so that the load current is a sum of the fixed reduction part ISC and the variable reduction part Ilin,
    characterized in that the method further comprises
    • providing a feedback loop from the variable reduction part to the fixed reduction part for adapting the equivalent output resistance Rsc to the actual load of the system by controlling the clock frequency fsc of the switched capacitor conversion element, whereby the battery efficiency is automatically optimized.
  2. A method according to claim 1, where the fixed voltage conversion is a 2/3 conversion of the input voltage.
  3. A method according to claim 1 or 2 wherein the contribution to the load current from the variable reduction part Ilin decreases for an increasing battery voltage Vbat, becoming substantially zero at a critical battery voltage Vbat.crit so that only the fixed reduction part is active for Vbat > Vbat.crit .
  4. A method according to claim 3 wherein the feedback loop is adapted to determine the critical battery voltage Vbat.crit.
  5. A method according to claim 3 or 4 wherein RSC is adapted to provide that the critical battery voltage Vbat,crit is substantially equal to a typical battery voltage for the battery type in question.
  6. A voltage conversion system for converting the battery voltage in a battery operated system, the voltage conversion system comprising a switched capacitor conversion element for providing a voltage reduction to a fixed part of the input voltage and in addition to this, and arranged in parallel therewith so that the load current is a sum of the fixed reduction part Isc and the variable reduction part Ilin, means for providing a variable reduction that ensures that a minimum voltage is maintained, wherein an equivalent model for the switched capacitor conversion element comprises an equivalent output resistor Rsc, characterized in that the system further comprises a feedback loop from the variable reduction means to the switched capacitor conversion element for adapting the equivalent output resistance Rsc to the actual load of the system by appropriately setting the clock frequency fsc of the switched capacitor conversion element, whereby the battery efficiency is automatically optimized.
  7. A voltage conversion system according to claim 6 adapted to provide that the contribution to the load current from the variable reduction part I lin decrases for an increasing battery voltage Vbat becoming zero at a critical battery voltage Vbat,crit.
  8. A voltage conversion system according to claim 7 wherein the feedback loop comprises a current comparator and a voltage comparator adapted to determine the critical battery voltage Vbat,crit.
  9. A voltage conversion system according to any one of claims 6-8, where the switched capacitor conversion element is adapted to perform a 2/3 conversion of the input voltage.
  10. A battery operated device operating at a voltage lower than the battery voltage, comprising a voltage conversion system according to any of claims 6-9.
  11. A hearing aid comprising a voltage conversion system according to any one of claims 6-9.
EP02388037A 2002-05-27 2002-05-27 Power supply arrangement Expired - Lifetime EP1367702B1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
DE60227923T DE60227923D1 (en) 2002-05-27 2002-05-27 The power supply arrangement
EP02388037A EP1367702B1 (en) 2002-05-27 2002-05-27 Power supply arrangement
DK02388037T DK1367702T3 (en) 2002-05-27 2002-05-27 Ström Supply System
AT02388037T ATE403259T1 (en) 2002-05-27 2002-05-27 POWER SUPPLY ARRANGEMENT
AU2003237694A AU2003237694A1 (en) 2002-05-27 2003-05-27 Power supply arrangement for battery powered device
US10/515,582 US7307858B2 (en) 2002-05-27 2003-05-27 Power supply arrangement for battery powered device
PCT/EP2003/005558 WO2003100951A1 (en) 2002-05-27 2003-05-27 Power supply arrangement for battery powered device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02388037A EP1367702B1 (en) 2002-05-27 2002-05-27 Power supply arrangement

Publications (2)

Publication Number Publication Date
EP1367702A1 EP1367702A1 (en) 2003-12-03
EP1367702B1 true EP1367702B1 (en) 2008-07-30

Family

ID=29414846

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02388037A Expired - Lifetime EP1367702B1 (en) 2002-05-27 2002-05-27 Power supply arrangement

Country Status (7)

Country Link
US (1) US7307858B2 (en)
EP (1) EP1367702B1 (en)
AT (1) ATE403259T1 (en)
AU (1) AU2003237694A1 (en)
DE (1) DE60227923D1 (en)
DK (1) DK1367702T3 (en)
WO (1) WO2003100951A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10341549B4 (en) * 2003-09-09 2006-03-09 Infineon Technologies Ag Method and circuit arrangement for determining a charge consumed in a period in mobile devices
WO2008107376A1 (en) * 2007-03-02 2008-09-12 Continental Teves Ag & Co. Ohg Step-down converter, and method for the operation thereof
DE102007034491A1 (en) 2007-07-24 2009-02-05 Siemens Ag Module with electronic component between two substrates, in particular DCB ceramic substrates, its production and contacting
US8330436B2 (en) * 2008-06-30 2012-12-11 Intel Corporation Series and parallel hybrid switched capacitor networks for IC power delivery
AU2010347004B2 (en) 2010-02-26 2013-11-28 Widex A/S A hearing aid with adaptive bulk biasing power management
US20140078801A1 (en) * 2012-09-17 2014-03-20 Chrysler Group Llc Advanced dc voltage adjustment using switched capacitors
WO2018023695A1 (en) 2016-08-05 2018-02-08 The University Of Hong Kong High-efficiency switched-capacitor power supplies and methods
US10002821B1 (en) 2017-09-29 2018-06-19 Infineon Technologies Ag Semiconductor chip package comprising semiconductor chip and leadframe disposed between two substrates
US10340794B1 (en) * 2018-06-21 2019-07-02 Linear Technology Llc Reverse capacitor voltage balancing for high current high voltage charge pump circuits
CN110729888B (en) * 2019-10-29 2020-11-06 上海南芯半导体科技有限公司 Hybrid power converter with high voltage conversion ratio
WO2022200436A1 (en) * 2021-03-24 2022-09-29 Widex A/S An ear level audio device and a method of operating an ear level audio device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5363057A (en) * 1976-11-18 1978-06-06 Seiko Epson Corp Electronic wristwatch
US4433282A (en) * 1981-12-08 1984-02-21 Intersil Monolithic voltage divider
US4509193A (en) * 1983-07-11 1985-04-02 Industrial Research Products, Inc. Miniature acoustical transducer with filter/regulator power supply circuit
US4868908A (en) * 1988-10-18 1989-09-19 Ventritex Power supply down-conversion, regulation and low battery detection system
JPH0828965B2 (en) * 1992-09-02 1996-03-21 日本電気株式会社 Voltage conversion circuit
JP2500422B2 (en) * 1993-02-10 1996-05-29 日本電気株式会社 Step-down circuit for built-in semiconductor IC chip
US5345376A (en) * 1993-02-19 1994-09-06 Tescom Corporation Switching power supply with electronic isolation
US5581454A (en) * 1994-11-22 1996-12-03 Collins; Hansel High power switched capacitor voltage conversion and regulation apparatus
US5680300A (en) * 1995-12-22 1997-10-21 Analog Devices, Inc. Regulated charge pump DC/DC converter
JP3224744B2 (en) * 1996-07-08 2001-11-05 富士通株式会社 Step-down DC-DC regulator
FR2752343B1 (en) * 1996-08-09 1998-09-11 Gec Alsthom Transport Sa ELECTRONIC DEVICE FOR CONVERTING ELECTRICAL ENERGY

Also Published As

Publication number Publication date
ATE403259T1 (en) 2008-08-15
WO2003100951A1 (en) 2003-12-04
DE60227923D1 (en) 2008-09-11
DK1367702T3 (en) 2008-12-01
US20060019721A1 (en) 2006-01-26
US7307858B2 (en) 2007-12-11
AU2003237694A1 (en) 2003-12-12
EP1367702A1 (en) 2003-12-03

Similar Documents

Publication Publication Date Title
US6977488B1 (en) DC-DC converter
US6798086B2 (en) Electronic apparatus having dual-mode load circuit
US6438005B1 (en) High-efficiency, low noise, inductorless step-down DC/DC converter
JP3259262B2 (en) Voltage regulator
EP0818875B1 (en) Step-down type DC-DC regulator
US8164316B2 (en) DC/DC converter
US7129681B2 (en) Power supply apparatus having parallel connected switching and series regulators and method of operation
JP4110926B2 (en) DC-DC converter
KR100959799B1 (en)  Dual Mode DC-DC Power Conversion System and Method
US7907429B2 (en) Circuit and method for a fully integrated switched-capacitor step-down power converter
US8183848B2 (en) Switching regulator and constant frequency compensating circuit for fixing operating frequency
US7253596B2 (en) Power supply apparatus capable of supplying a stable converted voltage
EP1764901A2 (en) Method and apparatus to improve regulation of a power supply with a compensation signal responsive to the switching signal
CN100527578C (en) Compensation offset adjustment scheme for fast reference voltage transitioning
EP1367702B1 (en) Power supply arrangement
US9209694B2 (en) Voltage transformer and method for transforming voltage
EP1361649B1 (en) Dc/dc buck-boost converter
US20070145965A1 (en) Hysteretic switching regulator
KR20070056068A (en) Dc-dc converter with adaptive switching parameter adjustment
US9350247B2 (en) Switch control circuit, single-inductor-dual-output (SIDO) control method and single-inductor-dual-output (SIDO) converter applying the same
CN105103426A (en) Voltage droop control in voltage-regulated switched mode power supply
Alghamdi et al. A Spurious-Free Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a $\Delta\Sigma $-Modulator Controller With a Scalable Sampling Frequency
JPH08289535A (en) Dc-dc converter
EP1483818B1 (en) Device for a battery charger
JP2006271175A (en) Power unit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20040603

AKX Designation fees paid

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

17Q First examination report despatched

Effective date: 20061212

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REF Corresponds to:

Ref document number: 60227923

Country of ref document: DE

Date of ref document: 20080911

Kind code of ref document: P

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: SCHNEIDER FELDMANN AG PATENT- UND MARKENANWAELTE

REG Reference to a national code

Ref country code: DK

Ref legal event code: T3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081110

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081230

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20090506

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081030

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080730

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20180515

Year of fee payment: 17

Ref country code: DK

Payment date: 20180514

Year of fee payment: 17

Ref country code: CH

Payment date: 20180516

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20180515

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20180514

Year of fee payment: 17

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60227923

Country of ref document: DE

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: DK

Ref legal event code: EBP

Effective date: 20190531

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191203

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190531