US20010000756A1 - Thin film transistors and method of forming thin film transistors - Google Patents
Thin film transistors and method of forming thin film transistors Download PDFInfo
- Publication number
- US20010000756A1 US20010000756A1 US09/742,149 US74214900A US2001000756A1 US 20010000756 A1 US20010000756 A1 US 20010000756A1 US 74214900 A US74214900 A US 74214900A US 2001000756 A1 US2001000756 A1 US 2001000756A1
- Authority
- US
- United States
- Prior art keywords
- thin film
- region
- drain
- grain size
- crystalline grain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 103
- 238000000034 method Methods 0.000 title claims abstract description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 26
- 229920005591 polysilicon Polymers 0.000 claims abstract description 24
- 239000000463 material Substances 0.000 claims abstract description 23
- 239000007943 implant Substances 0.000 claims abstract description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 12
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 12
- 239000010703 silicon Substances 0.000 claims abstract description 10
- 230000000873 masking effect Effects 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 14
- 230000002708 enhancing effect Effects 0.000 claims description 6
- 239000012535 impurity Substances 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 3
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 claims description 3
- 238000001953 recrystallisation Methods 0.000 abstract description 6
- 238000010276 construction Methods 0.000 abstract description 5
- 230000015654 memory Effects 0.000 description 22
- 238000012545 processing Methods 0.000 description 9
- 230000003068 static effect Effects 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 239000012634 fragment Substances 0.000 description 5
- 230000005669 field effect Effects 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 238000005036 potential barrier Methods 0.000 description 4
- 239000012071 phase Substances 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 238000003949 trap density measurement Methods 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000008672 reprogramming Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
- H01L29/78624—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
Definitions
- This invention relates to thin film transistors and to methods of forming thin film transistors.
- TFT thin film transistors
- a thin film of semiconductive material is first provided.
- a central channel region of the thin film is masked, while opposing adjacent source/drain regions are doped with an appropriate p or n type conductivity enhancing impuriiy.
- a gate insulator and gate are provided either above or below the thin film channel region, thus providing a field effect transistor having an active channel region formed entirely within a thin film as opposed to a bulk substrate.
- a static memory cell is characterized by operation in one of two mutually exclusive and cell-maintaining operating states. Each operating state defines one of the two possible binary bit values, 0 or 1.
- a static memory cell typically has an output which reflects the operating state of the memory cell. Such an output produces a “high” voltage to indicate a “set” operating state. The memory cell output produces a “low” voltage to indicate a “reset” memory cell operating state.
- a low or reset output voltage usually represents a binary value of 0, and a high or set output voltage represents a binary value of 1.
- a static memory cell is said to be bi-stable because it has two stable or self-maintaining operating states, corresponding to two different output voltages. Without external stimuli, a static memory cell will operate continuously in a single one of its two operating states. It has internal feedback to maintain a stable output voltage, corresponding to operating states of the memory cell, as long as the memory cell receives power.
- a dynamic memory cell can be programmed to store a voltage which represents one of two binary values, but requires periodic reprogramming or “refreshing” to maintain this voltage for more than very short time periods.
- a dynamic memory cell has no feedback to maintain a stable output voltage. Without refreshing, the output of a dynamic memory cell will drift towards intermediate or indeterminate voltages, effectively resulting in loss of data.
- Dynamic memory cells are used in spite of this limitation because of the significantly greater packaging densities which can be attained.
- a dynamic memory cell can be fabricated with a single MOSFET transistor, rather than the six transistors typically required in a static memory cell.
- SRAM cell density is maximized with three-dimensional integration.
- load transistors of the SRAM cell constitute TFTs which are folded over the bulk transistors.
- One common material utilized as the thin source, channel and drain film in a TFT is polysilicon. Such is comprised of multiple forms of individual single crystal silicon grains. The locations where two individual crystalline grains abut one another is commonly referred to as a grain boundary. Grain boundaries are inherent in polycrystalline materials, such as polysilicon, as it is the boundaries which define the breaks between individual crystal grains. The crystalline structure breaks down at the grain boundaries, giving rise to a high concentration of broken or “dangling” Si bonds. These dangling bonds “trap” carriers and give rise to potential barriers at the grain boundaries. These potential barriers impede the flow of carriers in polysilicon, thus reducing conductivity.
- the grain boundary potential barrier height is proportional to the square of the dangling bond density, or “trap density”. The smaller the grain size, the higher the trap density and thus the lower the conductance. In a TFT, the grain boundary potential barrier height is controlled by the gate voltage, and hence the conductivity is a function of the gate voltage. A larger trap concentration makes it harder for the gate to form a channel resulting in a higher threshold voltage and a lower drive current.
- the grain boundary trap concentration also affects the leakage current in TFTs.
- the presence of grain boundary traps at the drain end can dramatically increase the leakage current in the presence of a “gate-to-drain” electric field.
- the increase in leakage results from either “thermionic field emission” and/or “Poole-Frenkel” emission through the grain boundary traps.
- the greater the number of grain boundaries i.e., the smaller the grain size
- Greater current leakage means that more power is required to replace the leaking current to maintain an SRAM cell transistor in its desired powered-on state. Such leakage is particularly adverse in laptop computers, where desired power consumption when a cell's state is not being changed would be desired to be very low to extend battery life.
- High density SRAMs (16 Mb or higher) typically require TFTs with low OFF currents ( ⁇ 50fA) and high ON current (>5nA) in order to obtain acceptable low standby leakage and high memory cell stability.
- Current state-of-the-art TFTs provide low standby current at the expense of ON current, or at the expense of additional process complexity.
- One present way of minimizing this current leakage at the cost of increased process complexity is by providing a “lightly doped offset” (LDO) region within the thin film.
- LDO lightly doped offset region within the thin film.
- a lightly doped offset region is an elongated region within the thin film which is positioned effectively between the channel region and the drain region. Such a region provides a buffer zone for the electric field between the channel and drain which minimizes leakage therebetween.
- FIG. 1 is a diagrammatic cross-sectional view of a wafer fragment at one processing step in accordance with the invention.
- FIG. 2 is a view of the FIG. 1 wafer shown at a processing step subsequent to that shown by FIG. 1.
- FIG. 3 is a view of the FIG. 1 wafer shown at a processing step subsequent to that shown by FIG. 2.
- FIG. 4 is a diagrammatic sectional view of an alternate wafer fragment at one processing step in an alternate method in accordance with the invention.
- FIG. 5 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 4.
- FIG. 6 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 5.
- FIG. 7 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 6.
- FIG. 8 is a diagrammatic sectional view of yet another alternate wafer fragment at one processing step at an alternate method in accordance with the invention.
- a method of forming a thin film transistor comprises the following steps:
- drain offset region in the thin film operatively adjacent the drain offset region, with the drain offset region being intermediate the channel region and the drain region;
- a thin film transistor comprises:
- a thin film transistor layer comprising a source region, a channel region and a drain region; the thin film transistor layer further comprising a drain offset region positioned between the drain region and the channel region;
- the channel region being substantially polycrystalline and having a first average crystalline grain size
- the drain offset region being substantially polycrystalline and having a second average crystalline grain size, the second average crystalline grain size- being larger than the first average crystalline grain size.
- FIG. 1 illustrates a semiconductor wafer fragment indicated generally by reference numeral 10 .
- a semiconductor wafer fragment indicated generally by reference numeral 10 .
- Such is comprised of a bulk silicon substrate 12 and an overlying silicon dioxide layer 14 .
- the illustration is simplified to focus on best-mode aspects of the invention, as opposed to showing possible and more typical substrate detail not particularly pertinent to the invention.
- a thin film transistor layer 16 of polycrystalline material, such as polysilicon or CdSe, is provided atop oxide layer 14 .
- An example method for providing layer 16 would be to deposit an amorphous layer of silicon to a thickness between 25 and 50 nanometers, followed by solid phase crystallization at 600° C. in nitrogen for 24 hours. Such will result in a first average crystalline grain size throughout layer 16 of 0.1-0.2 microns.
- Layer 16 is doped with an n-type conductivity enhancing impurity at a example dose of from 1 to 5 ⁇ 10 12 atoms/cm 2 to provide thin film layer 16 as n- doped. Thereafter, a thin layer 18 (preferably 250 Angstroms) of gate oxide is deposited, with an example thickness being from 10 to 50 nanometers. An ONO dielectric might preferably be substituted for SiO 2 of layer 18 .
- Thin film 16 is then masked to define a masked portion 20 and an unmasked portion 22 .
- Masking in this example is most preferably conducted by deposition of an n+ doped polysilicon layer to a thickness of 200-300 nanometers, followed by subsequent patterning of such layer to produce a TFT gate 24 . Accordingly, this example principally addresses -formation of a top gated thin film transistor.
- Masked portion 20 comprises a thin film channel region 26 in polysilicon thin film 16 .
- Unmasked portion 22 will comprise thin film source and drain regions within film 16 .
- Such unmasked portions 22 also comprise a thin film drain offset region 28 (to be further defined subsequently) adjacent channel region 26 .
- the grain structure of polysilicon layer 16 is uniform, having the first stated average crystalline grain size.
- an amorphizing silicon implant is conducted into unmasked portions 22 of thin film 16 to transform such unmasked polysilicon portion into amorphous silicon regions 30 .
- Alternate polycrystalline materials might be utilized, with the amorphizing silicon implant rendering such material into an amorphous phase.
- Such can be provided by a silicon atom implant dose of from 1 ⁇ 10 14 -1 ⁇ 10 15 atoms/cm 2 . Most preferred is a silicon atom implant of 3 ⁇ 10 14 atoms/cm 2 .
- Substrate 10 is annealed to convert the amorphous silicon (or other amorphous material) back into polysilicon, with the converted polysilicon of regions 30 having a second average crystalline grain size which is greater than the first average crystalline grain size.
- Such re-crystallization annealing will typically naturally occur to regions 30 of layer 16 throughout conventional semiconductor wafer processing which will ultimately subject the substrate to temperatures sufficiently high and sufficiently long to result in such recrystallization.
- a purposeful dedicated recrystallization and anneal step might be conducted at, for example, 850° C. in a nitrogen atmosphere for thirty minutes to effect the recrystallization.
- the second average crystalline grain size becomes at least 100% to 200% greater than the first average crystalline grain size.
- An example first average crystalline grain size is approximately 0.1 microns, while an example preferred second average crystalline grain size is 0.2 microns.
- the FIG. 2 wafer is then preferably subjected to a p-type dopant implant to provide regions 30 with a p- doping level.
- Example preferred doses would include a BF 2 implant at 5 ⁇ 10 12 -5 ⁇ 10 13 cm -2 .
- a layer of oxide, polysilicon or some other material is deposited and subjected to an anisotropic spacer etch to produce the illustrated spacers 32 and 34 . Thereafter, substrate 10 is subjected to another p-type dopant impurity implant to produce a p+ drain region 36 and a p+ source region 38 . Such also completes definition of drain offset region 28 intermediate channel region 26 and drain region 36 . Such further defines a source offset region 40 which is operatively adjacent to and positioned between source region 38 and channel region 26 .
- thin film transistor layer 16 comprises a source region 38 , a channel region 26 , a drain region 36 and two offset regions 28 and 40 .
- Drain offset region 28 is operatively positioned between drain region 36 and channel region 26 .
- Channel region 26 is substantially polycrystalline having a first average crystalline grain size.
- Drain offset region 28 is likewise substantially polycrystalline, having a second average crystalline grain size which is larger than the first average crystalline grain size.
- An example preferred length range for each of drain offset regions 28 and source offset regions 40 is from 0.1 micron to 0.5 micron.
- FIG. 4 illustrates a simplified wafer 50 comprised of a bulk substrate 52 , oxide layer 53 , and overlying TFT gate 54 and opposingly adjacent insulating oxide regions 56 .
- a gate dielectric layer 58 is provided atop regions 54 and 56 , followed by a thin film transistor polysilicon layer 60 provide to an n- doping.
- Gate 54 thus defines a channel region 62 in thin film transistor layer 60 .
- a layer 64 of photoresist is deposited and patterned as shown preferably to expose only a drain offset region 66 of thin film layer 60 .
- photoresist layer 64 masks all of thin film layer 60 but for drain offset region 66 .
- masking layer 64 could be patterned to protect only the channel region.
- drain offset region 66 is subjected to a p- level doping such as described above, followed by an amorphizing silicon implant to render region 66 amorphous.
- the amorphizing implant could precede conductivity doping.
- Region 66 will recrystallize upon appropriate elevated temperature exposure as described above to form polycrystalline silicon having a second average crystalline grain size which is greater than the first average crystallin grain size of the remainder portion of thin film layer 60 .
- photoresist layer 64 has been removed and a subsequent implant masking layer 68 deposited and patterned as shown.
- Implant layer 68 masks drain offset region 66 and channel region 62 , while exposing remaining regions of thin film layer 60 .
- exposed portions of thin film layer 60 are subjected to a p+ implant to produce a drain region 70 and a source region 72 .
- a thin film transistor in accordance with the invention is formed having a drain offset, but no source offset.
- Mask 68 may then be removed, as shown in FIG. 7. If masking material 68 comprises some other material such an insulative oxide, it might not be removed.
- the resultant product produces a larger final average grain microstructure in the drain offset region as compared to the grain microstructure in the channel region.
- the current leakage typically trying to be prevented or minimized in SRAM or other transistors is leakage occurring from the source through the channel region to the drain. Since leakage current is dependent upon trap concentration near the drain end of a thin film transistor, the above inventive approach will reduce leakage current as it reduces average trap concentration at the drain.
- the ON current is also improved since it depends upon the grain size in both the channel region and the drain offset region. Smaller grains in the channel region are desirable for improved device-to-device uniformity. When channel grain size is large, some channel regions may have 1 grain boundary while others may have 4 grain boundaries (a four fold difference). However for channel regions with small grains, the number of grain boundaries will vary from 25 to 30. The difference between 25 and 30 is only a factor of 1.2 as opposed to 4.0. Accordingly, thin film transistors with more grains in the channel tend to have less device-to-device non-uniformity.
- the above technique for increasing crystalline grain size was by an amorphizing implant with subsequent crystallization, alternate methods might be utilized. For example, germanium implanting might be used. Further, increasing grain size in the offset region as compared to the channel region enhances overall conductivity of the offset region while minimizing current leakage. Accordingly, the drain offset region being an inherently higher conducting material than the channel region can be made longer to minimize undesired leakage current. Such should not appreciably adversely affect conductivity through the larger volume of material necessary for desired thin film transistor operation. Ideally and most preferably, thin film transistors are constructed which only have a drain offset region, and no source offset region.
- FIG. 8 illustrates an alternate preferred thin film transistor embodiment in accordance with the invention which comprises a gated offset region.
- the drain offset region lies next to the gate sidewall.
- FIG. 8 illustrates a wafer fragment 75 comprised of a bulk substrate 76 and overlying SiO 2 layer 78 .
- a thin film transistor polysilicon gate 80 is provided atop layer 78 .
- a subsequent gate oxide dielectric layer 82 (preferably ONO) is deposited atop polysilicon gate 80 .
- a thin film transistor layer 84 is thereafter deposited. Such comprises a source region 86 , a channel region 88 , a drain offset region 90 , and a drain region 92 .
- the average crystalline grain size of drain offset region 90 is provided to be greater than the average crystalline grain size of channel region 88 .
- the described construction overlaps offset region 90 with gate 80 . This effectively provides two transistors in series, where one is the main channel-transistor and the other is the an offset transistor. Overall transistor performance is improved by the effective gating of the offset region.
- the Poole-Frenkel and Thermionic Field Emission based leakage model was applied in evaluating the following process variations: gate oxide thickness, channel polysilicon thickness, offset doping concentration, and source/drain misalignment.
- the nominal device parameters were 0.3 micron offset (FIG. 8, dimension 95 ); 250 Angstrom thick oxide dielectric layer 82 ; a 500 Angstrom thick channel polysilicon region 88 , 5.3 ⁇ 10 12 cm 2 (p) channel dose; and 5 ⁇ 10 12 cm 2 (BF 2 ) offset dose. It was found that when the gate oxide or channel polysilicon thickness is varied by plus or minus 20%, the leakage current variation is less than 3%.
- the leakage current increases dramatically. If the offset dose was decreased from 5 to 3 ⁇ 10 12 atoms/cm 2 , such that the net n-type doping concentration is higher, the leakage current increased by more than a factor of 10.
Abstract
Description
- This invention relates to thin film transistors and to methods of forming thin film transistors.
- As circuit density continues to increase, there is a corresponding drive to produce smaller and smaller field effect transistors. Field effect transistors have typically been formed by providing active areas within a bulk substrate material or within a complementary conductivity type well formed within a bulk substrate. Although the field effect transistor feature size is reducing with advances in process technology, even smaller transistors can be formed from thin films deposited over oxide. These transistors are commonly referred to as “thin film transistors” (TFT).
- With TFTs, a thin film of semiconductive material is first provided. A central channel region of the thin film is masked, while opposing adjacent source/drain regions are doped with an appropriate p or n type conductivity enhancing impuriiy. A gate insulator and gate are provided either above or below the thin film channel region, thus providing a field effect transistor having an active channel region formed entirely within a thin film as opposed to a bulk substrate.
- The invention grew out of needs associated with TFIs and their usage in high-density static random access memories (SRAMs). A static memory cell is characterized by operation in one of two mutually exclusive and cell-maintaining operating states. Each operating state defines one of the two possible binary bit values, 0 or 1. A static memory cell typically has an output which reflects the operating state of the memory cell. Such an output produces a “high” voltage to indicate a “set” operating state. The memory cell output produces a “low” voltage to indicate a “reset” memory cell operating state. A low or reset output voltage usually represents a binary value of 0, and a high or set output voltage represents a binary value of 1.
- A static memory cell is said to be bi-stable because it has two stable or self-maintaining operating states, corresponding to two different output voltages. Without external stimuli, a static memory cell will operate continuously in a single one of its two operating states. It has internal feedback to maintain a stable output voltage, corresponding to operating states of the memory cell, as long as the memory cell receives power.
- The operation of the static memory cell is in contrast to other types of memory cells, such as dynamic cells, which do not have stable operating states. A dynamic memory cell can be programmed to store a voltage which represents one of two binary values, but requires periodic reprogramming or “refreshing” to maintain this voltage for more than very short time periods. A dynamic memory cell has no feedback to maintain a stable output voltage. Without refreshing, the output of a dynamic memory cell will drift towards intermediate or indeterminate voltages, effectively resulting in loss of data.
- Dynamic memory cells are used in spite of this limitation because of the significantly greater packaging densities which can be attained. For instance, a dynamic memory cell can be fabricated with a single MOSFET transistor, rather than the six transistors typically required in a static memory cell. SRAM cell density is maximized with three-dimensional integration. For example, load transistors of the SRAM cell constitute TFTs which are folded over the bulk transistors. Because of the significantly different architectural arrangements and functional requirements of static and dynamic memory cells and circuits, static memory design has developed along a different path than has the design of dynamic memories.
- Ongoing efforts in SRAM circuitry have brought about the development of TFTs in an attempt to minimize space and for other advantageous regions associated with TFTs. While the invention grew out of needs associated with TFTs of SRAM circuitry, the artisan will appreciate applicability of the invention to other types of circuitry.
- One common material utilized as the thin source, channel and drain film in a TFT is polysilicon. Such is comprised of multiple forms of individual single crystal silicon grains. The locations where two individual crystalline grains abut one another is commonly referred to as a grain boundary. Grain boundaries are inherent in polycrystalline materials, such as polysilicon, as it is the boundaries which define the breaks between individual crystal grains. The crystalline structure breaks down at the grain boundaries, giving rise to a high concentration of broken or “dangling” Si bonds. These dangling bonds “trap” carriers and give rise to potential barriers at the grain boundaries. These potential barriers impede the flow of carriers in polysilicon, thus reducing conductivity.
- The grain boundary potential barrier height is proportional to the square of the dangling bond density, or “trap density”. The smaller the grain size, the higher the trap density and thus the lower the conductance. In a TFT, the grain boundary potential barrier height is controlled by the gate voltage, and hence the conductivity is a function of the gate voltage. A larger trap concentration makes it harder for the gate to form a channel resulting in a higher threshold voltage and a lower drive current.
- The grain boundary trap concentration also affects the leakage current in TFTs. In polysilicon or other polycrystalline TFTs, the presence of grain boundary traps at the drain end can dramatically increase the leakage current in the presence of a “gate-to-drain” electric field. The increase in leakage results from either “thermionic field emission” and/or “Poole-Frenkel” emission through the grain boundary traps. Accordingly, the greater the number of grain boundaries (i.e., the smaller the grain size), the greater the current leakage through the material. Greater current leakage means that more power is required to replace the leaking current to maintain an SRAM cell transistor in its desired powered-on state. Such leakage is particularly adverse in laptop computers, where desired power consumption when a cell's state is not being changed would be desired to be very low to extend battery life.
- High density SRAMs (16 Mb or higher) typically require TFTs with low OFF currents (<50fA) and high ON current (>5nA) in order to obtain acceptable low standby leakage and high memory cell stability. Current state-of-the-art TFTs provide low standby current at the expense of ON current, or at the expense of additional process complexity. One present way of minimizing this current leakage at the cost of increased process complexity is by providing a “lightly doped offset” (LDO) region within the thin film. A lightly doped offset region is an elongated region within the thin film which is positioned effectively between the channel region and the drain region. Such a region provides a buffer zone for the electric field between the channel and drain which minimizes leakage therebetween.
- It would be desirable to improve upon prior art thin film transistor constructions in a manner which further minimizes leakage current.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
- FIG. 1 is a diagrammatic cross-sectional view of a wafer fragment at one processing step in accordance with the invention.
- FIG. 2 is a view of the FIG. 1 wafer shown at a processing step subsequent to that shown by FIG. 1.
- FIG. 3 is a view of the FIG. 1 wafer shown at a processing step subsequent to that shown by FIG. 2.
- FIG. 4 is a diagrammatic sectional view of an alternate wafer fragment at one processing step in an alternate method in accordance with the invention.
- FIG. 5 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 4.
- FIG. 6 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 5.
- FIG. 7 is a view of the FIG. 4 wafer shown at a processing step subsequent to that shown by FIG. 6.
- FIG. 8 is a diagrammatic sectional view of yet another alternate wafer fragment at one processing step at an alternate method in accordance with the invention.
- This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (
Article 1, Section 8). - In accordance with one aspect of the invention, a method of forming a thin film transistor comprises the following steps:
- providing a thin film transistor layer of polycrystalline material on a substrate, the polycrystalline material having a first average crystalline grain size;
- masking a portion of the polycrystalline thin film to define a masked portion and an unmasked portion, the masked portion comprising a thin film channel region in the polycrystalline thin film, the unmasked portion comprising a thin film drain offset region in the polycrystalline thin film, the drain offset region being operatively adjacent the channel region;
- conducting an amorphizing silicon implant into the unmasked portion of the thin film to transform such unmasked polycrystalline portion into an amorphous phase;
- annealing the substrate to convert the amorphous phase back into polycrystalline material, the converted polycrystalline material having a second average crystalline grain size which is greater than the first average crystalline grain size;
- providing a drain region in the thin film operatively adjacent the drain offset region, with the drain offset region being intermediate the channel region and the drain region; and
- providing a source region in the thin film operatively adjacent the channel region.
- In accordance with another aspect of the invention, a thin film transistor comprises:
- a thin film transistor layer comprising a source region, a channel region and a drain region; the thin film transistor layer further comprising a drain offset region positioned between the drain region and the channel region;
- the channel region being substantially polycrystalline and having a first average crystalline grain size; and
- the drain offset region being substantially polycrystalline and having a second average crystalline grain size, the second average crystalline grain size- being larger than the first average crystalline grain size.
- More particularly and with reference to the figures, FIG. 1 illustrates a semiconductor wafer fragment indicated generally by
reference numeral 10. Such is comprised of abulk silicon substrate 12 and an overlyingsilicon dioxide layer 14. The illustration is simplified to focus on best-mode aspects of the invention, as opposed to showing possible and more typical substrate detail not particularly pertinent to the invention. A thinfilm transistor layer 16 of polycrystalline material, such as polysilicon or CdSe, is provided atopoxide layer 14. An example method for providinglayer 16 would be to deposit an amorphous layer of silicon to a thickness between 25 and 50 nanometers, followed by solid phase crystallization at 600° C. in nitrogen for 24 hours. Such will result in a first average crystalline grain size throughoutlayer 16 of 0.1-0.2 microns.Layer 16 is doped with an n-type conductivity enhancing impurity at a example dose of from 1 to 5×1012 atoms/cm2 to providethin film layer 16 as n- doped. Thereafter, a thin layer 18 (preferably 250 Angstroms) of gate oxide is deposited, with an example thickness being from 10 to 50 nanometers. An ONO dielectric might preferably be substituted for SiO2 oflayer 18. -
Thin film 16 is then masked to define amasked portion 20 and an unmaskedportion 22. Masking in this example is most preferably conducted by deposition of an n+ doped polysilicon layer to a thickness of 200-300 nanometers, followed by subsequent patterning of such layer to produce aTFT gate 24. Accordingly, this example principally addresses -formation of a top gated thin film transistor.Masked portion 20 comprises a thinfilm channel region 26 in polysiliconthin film 16.Unmasked portion 22 will comprise thin film source and drain regions withinfilm 16. Suchunmasked portions 22 also comprise a thin film drain offset region 28 (to be further defined subsequently)adjacent channel region 26. At this point in the process, the grain structure ofpolysilicon layer 16 is uniform, having the first stated average crystalline grain size. - Referring to FIG. 2, an amorphizing silicon implant is conducted into unmasked
portions 22 ofthin film 16 to transform such unmasked polysilicon portion intoamorphous silicon regions 30. Alternate polycrystalline materials might be utilized, with the amorphizing silicon implant rendering such material into an amorphous phase. Such can be provided by a silicon atom implant dose of from 1×1014-1×1015 atoms/cm2. Most preferred is a silicon atom implant of 3×1014 atoms/cm2. -
Substrate 10 is annealed to convert the amorphous silicon (or other amorphous material) back into polysilicon, with the converted polysilicon ofregions 30 having a second average crystalline grain size which is greater than the first average crystalline grain size. Such re-crystallization annealing will typically naturally occur toregions 30 oflayer 16 throughout conventional semiconductor wafer processing which will ultimately subject the substrate to temperatures sufficiently high and sufficiently long to result in such recrystallization. Alternately, a purposeful dedicated recrystallization and anneal step might be conducted at, for example, 850° C. in a nitrogen atmosphere for thirty minutes to effect the recrystallization. - Subjecting unmasked
regions 22 to such an amorphizing silicon implant and recrystallization will result in larger crystals being formed inregions 30 than inchannel region 26. Most preferably, the second average crystalline grain size becomes at least 100% to 200% greater than the first average crystalline grain size. An example first average crystalline grain size is approximately 0.1 microns, while an example preferred second average crystalline grain size is 0.2 microns. The FIG. 2 wafer is then preferably subjected to a p-type dopant implant to provideregions 30 with a p- doping level. Example preferred doses would include a BF2 implant at 5×1012-5×1013 cm-2. - Referring to FIG. 3, a layer of oxide, polysilicon or some other material is deposited and subjected to an anisotropic spacer etch to produce the illustrated
spacers substrate 10 is subjected to another p-type dopant impurity implant to produce ap+ drain region 36 and ap+ source region 38. Such also completes definition of drain offsetregion 28intermediate channel region 26 and drainregion 36. Such further defines a source offsetregion 40 which is operatively adjacent to and positioned betweensource region 38 andchannel region 26. - Thus, thin
film transistor layer 16 comprises asource region 38, achannel region 26, adrain region 36 and two offsetregions region 28 is operatively positioned betweendrain region 36 andchannel region 26.Channel region 26 is substantially polycrystalline having a first average crystalline grain size. Drain offsetregion 28 is likewise substantially polycrystalline, having a second average crystalline grain size which is larger than the first average crystalline grain size. Although the above-described method was with respect to polysilicon, other polycrystalline materials might be utilized apart from or in combination with polycrystalline silicon, such as CdSe.Drain region 36 andsource region 38 are each substantially polycrystalline having the second average crystalline grain size. - An example preferred length range for each of drain offset
regions 28 and source offsetregions 40 is from 0.1 micron to 0.5 micron. - The discussion proceeds with reference to FIGS.4-7 for description of a method for producing a bottom-gated thin film transistor. FIG. 4 illustrates a
simplified wafer 50 comprised of abulk substrate 52,oxide layer 53, and overlyingTFT gate 54 and opposingly adjacent insulatingoxide regions 56. Agate dielectric layer 58 is provided atopregions transistor polysilicon layer 60 provide to an n- doping.Gate 54 thus defines achannel region 62 in thinfilm transistor layer 60. Alayer 64 of photoresist is deposited and patterned as shown preferably to expose only a drain offsetregion 66 ofthin film layer 60. Thus,photoresist layer 64 masks all ofthin film layer 60 but for drain offsetregion 66. Alternately in accordance with an aspect of the invention, maskinglayer 64 could be patterned to protect only the channel region. - Referring to FIG. 5, with resist
layer 64 in place, drain offsetregion 66 is subjected to a p- level doping such as described above, followed by an amorphizing silicon implant to renderregion 66 amorphous. Alternately, the amorphizing implant could precede conductivity doping. Further,Region 66 will recrystallize upon appropriate elevated temperature exposure as described above to form polycrystalline silicon having a second average crystalline grain size which is greater than the first average crystallin grain size of the remainder portion ofthin film layer 60. - Referring to FIG. 6,
photoresist layer 64 has been removed and a subsequentimplant masking layer 68 deposited and patterned as shown.Implant layer 68 masks drain offsetregion 66 andchannel region 62, while exposing remaining regions ofthin film layer 60. Withmask 68 in place, exposed portions ofthin film layer 60 are subjected to a p+ implant to produce adrain region 70 and asource region 72. Thus, a thin film transistor in accordance with the invention is formed having a drain offset, but no source offset.Mask 68 may then be removed, as shown in FIG. 7. If maskingmaterial 68 comprises some other material such an insulative oxide, it might not be removed. - In all of the above-described embodiments, the resultant product produces a larger final average grain microstructure in the drain offset region as compared to the grain microstructure in the channel region. The current leakage typically trying to be prevented or minimized in SRAM or other transistors is leakage occurring from the source through the channel region to the drain. Since leakage current is dependent upon trap concentration near the drain end of a thin film transistor, the above inventive approach will reduce leakage current as it reduces average trap concentration at the drain.
- The ON current is also improved since it depends upon the grain size in both the channel region and the drain offset region. Smaller grains in the channel region are desirable for improved device-to-device uniformity. When channel grain size is large, some channel regions may have 1 grain boundary while others may have 4 grain boundaries (a four fold difference). However for channel regions with small grains, the number of grain boundaries will vary from 25 to 30. The difference between 25 and 30 is only a factor of 1.2 as opposed to 4.0. Accordingly, thin film transistors with more grains in the channel tend to have less device-to-device non-uniformity.
- Although the above technique for increasing crystalline grain size was by an amorphizing implant with subsequent crystallization, alternate methods might be utilized. For example, germanium implanting might be used. Further, increasing grain size in the offset region as compared to the channel region enhances overall conductivity of the offset region while minimizing current leakage. Accordingly, the drain offset region being an inherently higher conducting material than the channel region can be made longer to minimize undesired leakage current. Such should not appreciably adversely affect conductivity through the larger volume of material necessary for desired thin film transistor operation. Ideally and most preferably, thin film transistors are constructed which only have a drain offset region, and no source offset region.
- FIG. 8 illustrates an alternate preferred thin film transistor embodiment in accordance with the invention which comprises a gated offset region. In this embodiment, due to the topography of the gate polysilicon and gate oxide, the drain offset region lies next to the gate sidewall. Specifically, FIG. 8 illustrates a
wafer fragment 75 comprised of abulk substrate 76 and overlying SiO2 layer 78. A thin filmtransistor polysilicon gate 80 is provided atoplayer 78. A subsequent gate oxide dielectric layer 82 (preferably ONO) is deposited atoppolysilicon gate 80. A thinfilm transistor layer 84 is thereafter deposited. Such comprises asource region 86, achannel region 88, a drain offsetregion 90, and adrain region 92. - As with the above-described constructions, the average crystalline grain size of drain offset
region 90 is provided to be greater than the average crystalline grain size ofchannel region 88. The described construction overlaps offsetregion 90 withgate 80. This effectively provides two transistors in series, where one is the main channel-transistor and the other is the an offset transistor. Overall transistor performance is improved by the effective gating of the offset region. - Considering the above construction, the Poole-Frenkel and Thermionic Field Emission based leakage model was applied in evaluating the following process variations: gate oxide thickness, channel polysilicon thickness, offset doping concentration, and source/drain misalignment. The nominal device parameters were 0.3 micron offset (FIG. 8, dimension95); 250 Angstrom thick
oxide dielectric layer 82; a 500 Angstrom thickchannel polysilicon region 88, 5.3×1012 cm2 (p) channel dose; and 5×1012 cm2 (BF2) offset dose. It was found that when the gate oxide or channel polysilicon thickness is varied by plus or minus 20%, the leakage current variation is less than 3%. When there is a negative source/drain misalignment such that the drain/channel junction becomes closer to the sidewall oxide, the leakage current increases dramatically. If the offset dose was decreased from 5 to 3×1012 atoms/cm2, such that the net n-type doping concentration is higher, the leakage current increased by more than a factor of 10. - In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/742,149 US6420219B2 (en) | 1994-10-24 | 2000-12-15 | Thin film transistors and method of forming thin film transistors |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32809694A | 1994-10-24 | 1994-10-24 | |
US08/674,194 US5904513A (en) | 1994-10-24 | 1996-07-01 | Method of forming thin film transistors |
US09/124,939 US6017782A (en) | 1994-10-24 | 1998-07-29 | Thin film transistor and method of forming thin film transistors |
US09/442,340 US6214652B1 (en) | 1994-10-24 | 1999-11-17 | Thin film transistors and method of forming thin film transistors |
US09/742,149 US6420219B2 (en) | 1994-10-24 | 2000-12-15 | Thin film transistors and method of forming thin film transistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/442,340 Continuation US6214652B1 (en) | 1994-10-24 | 1999-11-17 | Thin film transistors and method of forming thin film transistors |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010000756A1 true US20010000756A1 (en) | 2001-05-03 |
US6420219B2 US6420219B2 (en) | 2002-07-16 |
Family
ID=23279496
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/484,979 Expired - Lifetime US5548132A (en) | 1994-10-24 | 1995-06-07 | Thin film transistor with large grain size DRW offset region and small grain size source and drain and channel regions |
US08/674,194 Expired - Lifetime US5904513A (en) | 1994-10-24 | 1996-07-01 | Method of forming thin film transistors |
US08/674,886 Expired - Lifetime US5936262A (en) | 1994-10-24 | 1996-07-02 | Thin film transistors |
US09/124,939 Expired - Lifetime US6017782A (en) | 1994-10-24 | 1998-07-29 | Thin film transistor and method of forming thin film transistors |
US09/442,340 Expired - Lifetime US6214652B1 (en) | 1994-10-24 | 1999-11-17 | Thin film transistors and method of forming thin film transistors |
US09/742,149 Expired - Lifetime US6420219B2 (en) | 1994-10-24 | 2000-12-15 | Thin film transistors and method of forming thin film transistors |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/484,979 Expired - Lifetime US5548132A (en) | 1994-10-24 | 1995-06-07 | Thin film transistor with large grain size DRW offset region and small grain size source and drain and channel regions |
US08/674,194 Expired - Lifetime US5904513A (en) | 1994-10-24 | 1996-07-01 | Method of forming thin film transistors |
US08/674,886 Expired - Lifetime US5936262A (en) | 1994-10-24 | 1996-07-02 | Thin film transistors |
US09/124,939 Expired - Lifetime US6017782A (en) | 1994-10-24 | 1998-07-29 | Thin film transistor and method of forming thin film transistors |
US09/442,340 Expired - Lifetime US6214652B1 (en) | 1994-10-24 | 1999-11-17 | Thin film transistors and method of forming thin film transistors |
Country Status (1)
Country | Link |
---|---|
US (6) | US5548132A (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080237687A1 (en) * | 2007-03-29 | 2008-10-02 | Samsung Electronics Co., Ltd. | Flash memory device |
US20080258140A1 (en) * | 2007-04-20 | 2008-10-23 | Samsung Electronics Co., Ltd. | Thin film transistor including selectively crystallized channel layer and method of manufacturing the thin film transistor |
US20080315360A1 (en) * | 2005-12-29 | 2008-12-25 | Woong Je Sung | Resistor of Semiconductor Device and Method for Fabricating the Same |
US20080315200A1 (en) * | 2007-06-19 | 2008-12-25 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20090283763A1 (en) * | 2008-05-15 | 2009-11-19 | Samsung Electronics Co., Ltd. | Transistors, semiconductor devices and methods of manufacturing the same |
US20090294764A1 (en) * | 2008-05-29 | 2009-12-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20100006850A1 (en) * | 2006-02-21 | 2010-01-14 | Tyberg Christy S | Beol compatible fet structure |
US20110101342A1 (en) * | 2006-04-17 | 2011-05-05 | Chang-Jung Kim | ZnO based semiconductor devices and methods of manufacturing the same |
US8268194B2 (en) | 2007-02-16 | 2012-09-18 | Samsung Electronics Co., Ltd. | Oxide semiconductor target |
US8450732B2 (en) | 2007-06-19 | 2013-05-28 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20160079128A1 (en) * | 2014-04-16 | 2016-03-17 | Stmicroelectronics, Inc. | Method to co-integrate oppositely strained semiconductor devices on a same substrate |
US20170186783A1 (en) * | 2015-10-26 | 2017-06-29 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Method for manufacturing n-type tft |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5548132A (en) * | 1994-10-24 | 1996-08-20 | Micron Technology, Inc. | Thin film transistor with large grain size DRW offset region and small grain size source and drain and channel regions |
KR100205306B1 (en) * | 1995-12-26 | 1999-07-01 | 구본준 | A method of fabricating a thin film transistor |
US5920085A (en) * | 1996-02-03 | 1999-07-06 | Samsung Electronics Co., Ltd. | Multiple floating gate field effect transistors and methods of operating same |
KR0177785B1 (en) * | 1996-02-03 | 1999-03-20 | 김광호 | Transistor with offset structure and method for manufacturing the same |
EP0801427A3 (en) * | 1996-04-11 | 1999-05-06 | Matsushita Electric Industrial Co., Ltd. | Field effect transistor, semiconductor storage device, method of manufacturing the same and method of driving semiconductor storage device |
US5602047A (en) * | 1996-06-13 | 1997-02-11 | Industrial Technology Research Institute | Process for polysilicon thin film transistors using backside irradiation and plasma doping |
US5953596A (en) | 1996-12-19 | 1999-09-14 | Micron Technology, Inc. | Methods of forming thin film transistors |
JP3424891B2 (en) * | 1996-12-27 | 2003-07-07 | 三洋電機株式会社 | Method of manufacturing thin film transistor and display device |
US6329270B1 (en) * | 1997-03-07 | 2001-12-11 | Sharp Laboratories Of America, Inc. | Laser annealed microcrystalline film and method for same |
KR100269600B1 (en) * | 1997-09-24 | 2000-10-16 | 김영환 | fabricatinf method of thin film transistor |
KR20000009251A (en) * | 1998-07-22 | 2000-02-15 | 윤종용 | Gate electrode structure of semiconductor device and method for manufacturing the same |
US6777210B1 (en) * | 1998-09-24 | 2004-08-17 | Ambion, Inc. | Method and reagents for inactivating ribonucleases RNase A, RNase I and RNase T1 |
US6184112B1 (en) * | 1998-12-02 | 2001-02-06 | Advanced Micro Devices, Inc. | Method of forming a MOSFET transistor with a shallow abrupt retrograde dopant profile |
US6306694B1 (en) * | 1999-03-12 | 2001-10-23 | Semiconductor Energy Laboratory Co., Ltd. | Process of fabricating a semiconductor device |
US6512504B1 (en) | 1999-04-27 | 2003-01-28 | Semiconductor Energy Laborayory Co., Ltd. | Electronic device and electronic apparatus |
KR20010057116A (en) * | 1999-12-18 | 2001-07-04 | 박종섭 | Method of manufacturing thin film transistor for improving electrical characteristic of that |
US6200887B1 (en) | 2000-01-24 | 2001-03-13 | Chartered Semiconductor Manufacturing Ltd | Method to form a smooth gate polysilicon sidewall in the fabrication of integrated circuits |
WO2001075981A1 (en) * | 2000-04-04 | 2001-10-11 | Matsushita Electric Industrial Co.,Ltd. | Thin-film semiconductor device and method for manufacturing the same |
JP2002057339A (en) * | 2000-08-10 | 2002-02-22 | Sony Corp | Thin film semiconductor device |
US20030075746A1 (en) * | 2001-10-22 | 2003-04-24 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device for determining identification code and application thereof |
US7416234B2 (en) * | 2002-02-08 | 2008-08-26 | Bequette Lawrence M | Vehicle sliding floor extension |
US6794313B1 (en) | 2002-09-20 | 2004-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Oxidation process to improve polysilicon sidewall roughness |
US6960794B2 (en) * | 2002-12-31 | 2005-11-01 | Matrix Semiconductor, Inc. | Formation of thin channels for TFT devices to ensure low variability of threshold voltages |
JP4321111B2 (en) * | 2003-05-16 | 2009-08-26 | 日本電気株式会社 | OPTICAL MODULE, METHOD FOR RELEASE LOCK STATUS OF OPTICAL MODULE AND CAGE |
DE10322588B4 (en) * | 2003-05-20 | 2006-10-05 | Infineon Technologies Ag | Method for producing a resistance layer |
KR100810639B1 (en) * | 2006-12-06 | 2008-03-07 | 삼성에스디아이 주식회사 | Thin film transistor and fabricating for the same and organic light emitting diode device display comprising the same |
KR100810638B1 (en) * | 2006-12-06 | 2008-03-07 | 삼성에스디아이 주식회사 | Thin film transistor and fabricating for the same and organic light emitting diode device display comprising the same |
KR100875730B1 (en) * | 2007-03-05 | 2008-12-24 | 삼성전자주식회사 | Semiconductor device and manufacturing method thereof |
KR101015847B1 (en) * | 2008-01-18 | 2011-02-23 | 삼성모바일디스플레이주식회사 | Thin film transistor and fabricating for the same and organic light emitting diode device display comprising the same |
CN105742294B (en) * | 2016-03-23 | 2019-01-15 | 深圳市华星光电技术有限公司 | The production method of TFT substrate and TFT substrate obtained |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4385937A (en) * | 1980-05-20 | 1983-05-31 | Tokyo Shibaura Denki Kabushiki Kaisha | Regrowing selectively formed ion amorphosized regions by thermal gradient |
JPS5766674A (en) * | 1980-10-09 | 1982-04-22 | Toshiba Corp | Semiconductor device |
JPS5856467A (en) * | 1981-09-30 | 1983-04-04 | Toshiba Corp | Manufacture of semiconductor device |
US4528480A (en) * | 1981-12-28 | 1985-07-09 | Nippon Telegraph & Telephone | AC Drive type electroluminescent display device |
US4451445A (en) * | 1982-08-31 | 1984-05-29 | General Electric Company | Method for controlled hydrogen charging of metals |
US4498224A (en) * | 1982-12-23 | 1985-02-12 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of manufacturing a MOSFET using accelerated ions to form an amorphous region |
JPH0691109B2 (en) * | 1985-09-30 | 1994-11-14 | ソニー株式会社 | Method for manufacturing field effect transistor |
US4728507A (en) * | 1987-01-09 | 1988-03-01 | Westinghouse Electric Corp. | Preparation of reactive metal hydrides |
JPS6411369A (en) * | 1987-07-03 | 1989-01-13 | Nec Corp | Manufacture of polycrystalline silicon thin film transistor |
JPS6450569A (en) * | 1987-08-21 | 1989-02-27 | Nec Corp | Manufacture of polycrystalline silicon thin film transistor |
JP2525630B2 (en) * | 1987-12-16 | 1996-08-21 | セイコーエプソン株式会社 | Method for manufacturing thin film transistor |
JPH01251668A (en) * | 1988-03-30 | 1989-10-06 | Nec Corp | Manufacture of field effect transistor |
JPH03104210A (en) * | 1989-09-19 | 1991-05-01 | Fujitsu Ltd | Manufacture of semiconductor device |
JP2695488B2 (en) * | 1989-10-09 | 1997-12-24 | キヤノン株式会社 | Crystal growth method |
US5198379A (en) * | 1990-04-27 | 1993-03-30 | Sharp Kabushiki Kaisha | Method of making a MOS thin film transistor with self-aligned asymmetrical structure |
JPH0442579A (en) * | 1990-06-08 | 1992-02-13 | Seiko Epson Corp | Manufacture of thin film transistor |
US5112764A (en) * | 1990-09-04 | 1992-05-12 | North American Philips Corporation | Method for the fabrication of low leakage polysilicon thin film transistors |
JPH04152639A (en) * | 1990-10-17 | 1992-05-26 | Seiko Epson Corp | Manufacture of semiconductor device |
JP3070088B2 (en) * | 1990-10-24 | 2000-07-24 | 日本板硝子株式会社 | Method for manufacturing semiconductor device |
JP2794678B2 (en) * | 1991-08-26 | 1998-09-10 | 株式会社 半導体エネルギー研究所 | Insulated gate semiconductor device and method of manufacturing the same |
JPH04306843A (en) * | 1991-04-03 | 1992-10-29 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
JP2650543B2 (en) * | 1991-11-25 | 1997-09-03 | カシオ計算機株式会社 | Matrix circuit drive |
JP3092634B2 (en) * | 1991-11-29 | 2000-09-25 | カシオ計算機株式会社 | Method for manufacturing thin film transistor |
JP2564725B2 (en) * | 1991-12-24 | 1996-12-18 | 株式会社半導体エネルギー研究所 | Method of manufacturing MOS transistor |
US5420055A (en) * | 1992-01-22 | 1995-05-30 | Kopin Corporation | Reduction of parasitic effects in floating body MOSFETs |
US5286663A (en) * | 1992-01-29 | 1994-02-15 | Micron Technology, Inc. | Methods for producing thin film transistor having a diode shunt |
US5266507A (en) * | 1992-05-18 | 1993-11-30 | Industrial Technology Research Institute | Method of fabricating an offset dual gate thin film field effect transistor |
KR100292767B1 (en) * | 1992-09-25 | 2001-09-17 | 이데이 노부유끼 | LCD Display |
JPH06112223A (en) * | 1992-09-29 | 1994-04-22 | Seiko Epson Corp | Manufacture of thin-film transistor |
JPH06163580A (en) * | 1992-11-20 | 1994-06-10 | Sharp Corp | Manufacture of thin-film transistor |
JPH06232160A (en) * | 1993-02-01 | 1994-08-19 | Fuji Xerox Co Ltd | Manufacture of thin film transistor |
US5344790A (en) * | 1993-08-31 | 1994-09-06 | Sgs-Thomson Microelectronics, Inc. | Making integrated circuit transistor having drain junction offset |
US5548132A (en) * | 1994-10-24 | 1996-08-20 | Micron Technology, Inc. | Thin film transistor with large grain size DRW offset region and small grain size source and drain and channel regions |
-
1995
- 1995-06-07 US US08/484,979 patent/US5548132A/en not_active Expired - Lifetime
-
1996
- 1996-07-01 US US08/674,194 patent/US5904513A/en not_active Expired - Lifetime
- 1996-07-02 US US08/674,886 patent/US5936262A/en not_active Expired - Lifetime
-
1998
- 1998-07-29 US US09/124,939 patent/US6017782A/en not_active Expired - Lifetime
-
1999
- 1999-11-17 US US09/442,340 patent/US6214652B1/en not_active Expired - Lifetime
-
2000
- 2000-12-15 US US09/742,149 patent/US6420219B2/en not_active Expired - Lifetime
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080315360A1 (en) * | 2005-12-29 | 2008-12-25 | Woong Je Sung | Resistor of Semiconductor Device and Method for Fabricating the Same |
US7595535B2 (en) * | 2005-12-29 | 2009-09-29 | Dongbu Electronics Co., Ltd. | Resistor of semiconductor device and method for fabricating the same |
US8569803B2 (en) | 2006-02-21 | 2013-10-29 | International Business Machines Corporation | BEOL compatible FET structrure |
US8441042B2 (en) * | 2006-02-21 | 2013-05-14 | International Business Machines Corporation | BEOL compatible FET structure |
US20100006850A1 (en) * | 2006-02-21 | 2010-01-14 | Tyberg Christy S | Beol compatible fet structure |
US20110101343A1 (en) * | 2006-04-17 | 2011-05-05 | Chang-Jung Kim | ZnO based semiconductor devices and methods of manufacturing the same |
US8735882B2 (en) | 2006-04-17 | 2014-05-27 | Samsung Electronics Co., Ltd. | ZnO based semiconductor devices and methods of manufacturing the same |
US8421070B2 (en) | 2006-04-17 | 2013-04-16 | Samsung Electronics Co., Ltd. | ZnO based semiconductor devices and methods of manufacturing the same |
US20110101342A1 (en) * | 2006-04-17 | 2011-05-05 | Chang-Jung Kim | ZnO based semiconductor devices and methods of manufacturing the same |
US8268194B2 (en) | 2007-02-16 | 2012-09-18 | Samsung Electronics Co., Ltd. | Oxide semiconductor target |
US20080237687A1 (en) * | 2007-03-29 | 2008-10-02 | Samsung Electronics Co., Ltd. | Flash memory device |
US8618543B2 (en) | 2007-04-20 | 2013-12-31 | Samsung Electronics Co., Ltd. | Thin film transistor including selectively crystallized channel layer and method of manufacturing the thin film transistor |
US20080258140A1 (en) * | 2007-04-20 | 2008-10-23 | Samsung Electronics Co., Ltd. | Thin film transistor including selectively crystallized channel layer and method of manufacturing the thin film transistor |
US7935964B2 (en) | 2007-06-19 | 2011-05-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US8450732B2 (en) | 2007-06-19 | 2013-05-28 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20080315200A1 (en) * | 2007-06-19 | 2008-12-25 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US8384076B2 (en) | 2008-05-15 | 2013-02-26 | Samsung Electronics Co., Ltd. | Transistors, semiconductor devices and methods of manufacturing the same |
US20090283763A1 (en) * | 2008-05-15 | 2009-11-19 | Samsung Electronics Co., Ltd. | Transistors, semiconductor devices and methods of manufacturing the same |
US7816680B2 (en) | 2008-05-29 | 2010-10-19 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20090294764A1 (en) * | 2008-05-29 | 2009-12-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
US20160079128A1 (en) * | 2014-04-16 | 2016-03-17 | Stmicroelectronics, Inc. | Method to co-integrate oppositely strained semiconductor devices on a same substrate |
US9460971B2 (en) * | 2014-04-16 | 2016-10-04 | Stmicroelectronics, Inc. | Method to co-integrate oppositely strained semiconductor devices on a same substrate |
US20170186783A1 (en) * | 2015-10-26 | 2017-06-29 | Shenzhen China Star Optoelectronics Technology Co. Ltd. | Method for manufacturing n-type tft |
US9698177B1 (en) * | 2015-10-26 | 2017-07-04 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Method for manufacturing N-type TFT |
Also Published As
Publication number | Publication date |
---|---|
US5904513A (en) | 1999-05-18 |
US5548132A (en) | 1996-08-20 |
US5936262A (en) | 1999-08-10 |
US6214652B1 (en) | 2001-04-10 |
US6420219B2 (en) | 2002-07-16 |
US6017782A (en) | 2000-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5936262A (en) | Thin film transistors | |
US5198379A (en) | Method of making a MOS thin film transistor with self-aligned asymmetrical structure | |
US7825414B2 (en) | Method of forming a thin film transistor | |
US5849612A (en) | MOS poly-si thin film transistor with a flattened channel interface and method of producing same | |
JPS63255968A (en) | Manufacture of field effect transistor | |
EP0457434B1 (en) | MOS thin film transistor having a drain offset region | |
US5659183A (en) | Thin film transistor having a drain offset region | |
US6200839B1 (en) | Methods of forming thin film transistors | |
US6077732A (en) | Method of forming a thin film transistor | |
US5459088A (en) | Method for making a thin film transistor | |
JPH1056147A (en) | Semiconductor device and its manufacturing method | |
US6589828B2 (en) | Fabricating a thin film transistor having better punch through resistance and hot carrier effects | |
JPH0669094B2 (en) | Field effect transistor | |
JPH07231095A (en) | Manufacture of thin film transistor | |
JP2637186B2 (en) | Semiconductor device | |
KR0136532B1 (en) | Thin film transistor | |
US5943579A (en) | Method for forming a diffusion region in a semiconductor device | |
KR100476377B1 (en) | Thin Film Transistor Manufacturing Method | |
JP2746500B2 (en) | MOS transistor | |
KR960015933B1 (en) | Manufacturing method for thin film transistor | |
KR0177386B1 (en) | Method of manufacturing a thin film transistor | |
KR950008258B1 (en) | Transistor and its making method | |
KR100260484B1 (en) | Thi film transistor and making method thereof | |
JPH07183520A (en) | Thin film transistor | |
JPS63255966A (en) | Field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |