Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010001024 A1
Publication typeApplication
Application numberUS 09/754,610
Publication dateMay 10, 2001
Filing dateJan 4, 2001
Priority dateDec 25, 1995
Also published asCN1175664C, CN1188371A, CN1509077A, CN1529498A, CN100388773C, CN100397884C, DE69634327D1, DE69634327T2, EP0782332A2, EP0782332A3, EP0782332B1, EP1469675A2, EP1469675A3, EP1469675B1, EP2320644A1, EP2320645A1, EP2320646A1, EP2323377A1, EP2323377B1, EP2323378A1, EP2357800A2, EP2357800A3, US5899578, US6253019, US6285824, US6442330
Publication number09754610, 754610, US 2001/0001024 A1, US 2001/001024 A1, US 20010001024 A1, US 20010001024A1, US 2001001024 A1, US 2001001024A1, US-A1-20010001024, US-A1-2001001024, US2001/0001024A1, US2001/001024A1, US20010001024 A1, US20010001024A1, US2001001024 A1, US2001001024A1
InventorsNaofumi Yanagihara, Teruyoshi Komuro, Hisato Shima
Original AssigneeSony Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Digital signal processor, processing method, digital signal recording/playback device and digital signal playback method
US 20010001024 A1
Abstract
To perform rapid decoding of video data and audio data when a plurality of programs continuously played back by a digital VTR and input from a digital interface are changed.
Also, to add data showing a program change when a plurality of digital broadcast programs are played back on a digital VTR, input to a digital broadcast receiver/demodulator and decoded.
A MPEG video decoder and MPEG audio decoder respectively decode MPEG video data and MPEG audio data separated by a demultiplexer. A digital interface sends and receives MPEG video data, MPEG audio data and supplementary data between the demultiplexer and external devices. The digital interface detects a flag indicating a discontinuity in a program from an input signal, and a microcomputer performs control so as to initialize the buffer memories.
When a signal processing microcomputer detects data indicating a recording start (REC START) position and recording end (REC END) position in playback VAUX data sent by a demultiplexer, this is notified to a digital interface. The digital interface generates a discontinuity flag identifying a program change in a header of an asynchronous packet into which video data from the demultiplexer is input.
Images(12)
Previous page
Next page
Claims(7)
What is claimed:
1. A digital signal processor comprising:
first means for selecting a transport stream corresponding to any channel from a transport stream containing a plurality of multiplexed channels,
second means for separating video data and audio data in any desired program from said transport stream by referring to supplementary data in said selected transport stream,
third means for decoding said separated video and audio data,
fourth means for sending video data, audio data and supplementary data from external devices to said second means, and detecting data indicating a program discontinuity, and
fifth means for initializing said third means when said fourth means detects data indicating said program discontinuity.
2. A digital signal processor as defined in
claim 1
, wherein supplementary data in said second means is updated when said fourth means detects data indicating a program discontinuity.
3. A digital signal processing method, in a digital signal processor comprising first means for selecting a transport stream corresponding to any channel from a transport stream containing a plurality of multiplexed channels, second means for separating video data and audio data in any desired program from said transport stream by referring to supplementary data in said selected transport stream, third means for decoding said separated video and audio data, and fourth means for sending video data, audio data and supplementary data from external devices to said second means, and detecting data indicating a program discontinuity,
said third means is initialized when said fourth means detects data indicating a program discontinuity.
4. A digital signal recording/playback device comprising:
first means for inputting/outputting a digital signal coded by a predetermined coding scheme,
second means for recording said digital signal transmitted by said first means in a recording medium,
third means for reproducing said digital signal recorded on said recording medium, and
fourth means for detecting a program change in said digital signal played back by said third means,
wherein said fourth means adds a first identifying data to the digital signal output by said first means when a program change is detected.
5. A digital signal recording/playback device as defined in
claim 1
, further comprising fifth means for inputting an operating mode, and adding a second identifying data to the digital signal output by said first means when a speed change playback mode is specified.
6. A digital signal playback method, wherein first identifying data is added to said digital signal when a program in said playback digital signal has changed, when a digital signal coded by a predetermined coding scheme is played back from a recording medium and output to an external device.
7. A digital signal playback method as defined in
claim 3
wherein a second identifying data is further added to said digital signal when speed change playback is performed.
Description
BACKGROUND OF THE INVENTION

1. 1. Field of the Invention

2. This invention relates to a device which receives and decodes digital broadcasts, and in particular, to processing performed when undecoded video data and audio data are input from an external recording/playback device.

3. It also relates to a device which records and plays back video signals and audio signals coded using a high performance technique such as that of MPEG (Moving Picture Image Coding Experts Group), and in particular, to a technique whereby identifying data is added showing a discontinuity or speed change playback mode of a playback program.

4. 2. Description of Related Art

5. In recent years, in the U.S.A. and Europe, systems have become generalized where high performance coding techniques such as developed by MPEG (Moving Picture Image Coding Expert Group) are applied to the coding of video signals and audio signals, which are then transmitted via a communications satellite and decoded on the receiving side.

6. In these systems, a special receiver/demodulator is required on the receiving side. This receiver comprises a part which selects a transport stream corresponding to a desired channel from a transport stream in which the data from a plurality of channels is multiplexed, a part which separates desired program video and audio data from the desired channel transport stream, and a part which decodes the separated video and audio data.

7. In these systems, to make it possible for the receiver/decoder to receive the desired channel transport stream and separate the desired program video and audio data, PSI (Program Specific Information), EPG (Electronic Program Guide) or SI (Service Information) is added to the multiplexed transport stream.

8. Video tape recorders (referred to hereafter as DVCR) which encode video and audio signals before recording or playing them back, have been proposed. The concept has also been proposed of recording/playing back this digital broadcast video data and audio data on such a DVCR without decoding them (Digital Video Reader, illust., pp. 140-152, Ohm Co., Aug. 25, 1995, ed. by Yukio Kubota).

SUMMARY OF THE INVENTION

9. This invention aims to make it possible to perform rapid decoding of video data and audio data in a receiver/demodulator if there is a program change when a DVCR of the aforesaid type continuously plays back a plurality of digital broadcast programs, and this data is then input to such a receiver/demodulator.

10. This invention further aims to provide a digital signal recording/playback device and digital signal playback method wherein there is no break in video data and audio data when the output during speed change playback of such a DVCR is input to a receiver/demodulator and decoded.

11. To resolve the above problems, the digital signal processor according to this invention is characterized in comprising first means for selecting a transport stream corresponding to any channel from a transport stream containing a plurality of multiplexed channels, second means for separating video data and audio data in any desired program from this transport stream by referring to supplementary data in the selected transport stream, third means for decoding the separated video and audio data, fourth means for sending video data, audio data and supplementary data from external devices to the second means, and detecting data indicating a program discontinuity, and fifth means for initializing the third means when the fourth means detects data indicating a program discontinuity.

12. Further, the digital signal processing method according to this invention is characterized in that, in a digital signal processor comprising first means for selecting a transport stream corresponding to any channel from a transport stream containing a plurality of multiplexed channels, second means for separating video data and audio data in any desired program from the transport stream by referring to supplementary data in the selected transport stream, third means for decoding the separated video and audio data, and fourth means for sending video data, audio data and supplementary data from external devices to the second means, and detecting data indicating a program discontinuity, the third means is initialized when the fourth means detects data indicating a program discontinuity.

13. According to this invention, the third means is initialized when the fourth means detects data indicating a program discontinuity.

14. Further, the digital signal recording/playback device according to this invention comprises first means for inputting/outputting a digital signal coded by a predetermined coding scheme, second means for recording said digital signal transmitted by said first means in a recording medium, third means for reproducing said digital signal recorded on said recording medium, and fourth means for detecting a program change in said digital signal played back by said third means, and is characterized in that said fourth means adds a first identifying data to the digital signal output by said first means when a program change is detected.

15. Further, the digital signal playback method according to this invention is characterized in that a first identifying data is added to this digital signal when a program in a playback digital signal changes, when a digital signal coded by a predetermined coding scheme is played back from a recording medium and output to an external device.

16. In the digital signal recording/playback device and digital signal playback method according to this invention, a second identifying signal may further be added during speed change playback.

17. According to this invention, a fourth means adds the first identifying data to the digital signal output by the first means when a program change in a digital signal played back by a third means is detected.

18. According to this invention, as described in detail hereinabove, decoding of video data and audio data can be performed rapidly when a program input from an external device is changed.

19. Also, as described hereinabove, decoding can be rapidly performed when there is a program change when playback data is input to and decoded by the receiver/demodulator according to this invention. Further, when the output from speed change playback is input to the receiver/demodulator, breaks in the decoded video data and audio data output can be avoided.

BRIEF DESCRIPTION OF THE DRAWINGS

20.FIG. 1 is a block diagram showing the construction of a digital signal processor to which this invention is applied.

21.FIG. 2 is a diagram showing an example of a transport stream corresponding to one channel.

22.FIG. 3 is a diagram showing an example of a transport stream input to a demultiplexer, and the contents of a PAT and PMT in the transport stream.

23.FIG. 4 is a diagram showing an example of the internal construction of a buffer memory 3 in FIG. 1.

24.FIG. 5 is a diagram showing the processing flow in a microcomputer when the output of the demultiplexer is sent to a MPEG video decoder and MPEG audio decoder.

25.FIG. 6 is a diagram showing the format of an asynchronous packet.

26.FIG. 7 is a diagram showing a CIP header when a tag takes the value 012.

27.FIG. 8 is a diagram showing an example of assigning a FMT (format type) in a CIP header.

28.FIG. 9 is a flowchart showing the processing performed by a microcomputer when there is an external input.

29.FIG. 10 is a block diagram showing the construction of a DVCR to which this invention is applied.

30.FIG. 11 is a diagram showing one track of data output by the error correction code adding circuit of FIG. 10.

31.FIG. 12 is a diagram showing flags in a DVCR to which this invention is applied.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

32. This invention will now be described in more detail with reference to the drawings.

33.FIG. 1 is a block diagram showing the construction of a digital signal processor to which this invention is applied. This digital signal processor is referred to a IRD (Integrated Receiver Decoder).

34. This digital signal processor comprises a front end 1 which inputs an RF signal sent from a down converter, not shown, and selects a transport stream corresponding to a desired channel, a demultiplexer 2 which separates desired program MPEG video data, MPEG audio data and supplementary data selected by the front end 1, and a buffer memory 3 which temporarily stores data input and output through the demultiplexer 2.

35. This digital signal processor further comprises an MPEG video decoder 4 which decodes video data separated by the demultiplexer 2, an MPEG audio decoder 5 which decodes audio data separated by the demultiplexer 2, an NTSC encoder 6 which converts video signals decoded by the MPEG video decoder 4 into video signals in the NTSC format, a D/A converter 7 which converts the output of the NTSC encoder 6 into an analog format, and a D/A converter 8 which converts the output of the MPEG audio decoder 5 into an analog format. The MPEG video decoder 4 is provided with a buffer memory 4 a which temporarily stores video data, and the MPEG audio decoder 5 is provided with a buffer memory 5 a which temporarily stores audio data.

36. This digital signal processor further comprises a microcomputer 9 which controls the overall operation of the processor, a control panel 10, and a digital interface 11 which transmits MPEG video data, MPEG audio data and supplementary data separated by the demultiplexer 2 to external devices, or transmits MPEG video data, MPEG audio data and supplementary data received from external devices to the demultiplexer 2.

37. The front end 1 comprises a tuner, QPSK demodulator and error correction circuit, selects a desired channel transport stream specified by a user from the control panel 10 from a transport stream containing a plurality of multiplexed channels, performs QPSK demodulation, and performs error detection/correction.

38.FIG. 2 shows an example of a transport stream corresponding to one channel. As shown in this figure, a plurality of programs (denoted herein by program nos. 1 to 3) are multiplexed in this transport stream. Herein, the term program refers to a hypothetical broadcast channel. In the context of current broadcasting in Japan, this corresponds for example to services such as NHK satellite channels 1 and 2.

39. The data for each program is grouped in packets of a predetermined length (188 bytes) which each have a header at their beginning. PID (Packet Identification) data is assigned to the header to identify the data.

40. Packets containing supplementary data from the transport stream corresponding to the desired channel selected by the front end 1 are provisionally written in the buffer memory 3 via the demultiplexer 2. Subsequently, MPEG video data and MPEG audio data in a desired program are identified and separated, the video data being sent to the MPEG video decoder 4, and the audio data being sent to the MPEG audio decoder 5. In FIG. 2, video data and audio data in a program 2 are separated.

41. When this separation is performed, the PID (packet ID) assigned to the packets is examined, and when the PID identifies video data and audio data in a desired program, the data are sent respectively to the MPEG video decoder 4 and MPEG audio decoder 5. In FIG. 2, the PID assigned to video data for program no. 2 is xx, and the PID assigned to audio data for program no. 2 is yy. The method employed in this digital signal processor for establishing the correspondence relation between program nos. and PID will be described hereafter.

42. The video data sent to the MPEG video decoder 4 is stored in the buffer memory 4 a, and is read and decoded when convenient. Decoded video data is converted to the NTSC signal system by the NTSC converter 6, and after conversion to analog video data by the D/A converter 7, it is supplied to an external monitor, not shown. Audio data sent to the MPEG audio decoder 5 is stored in the buffer memory 5 a, and is read and decoded when convenient. After decoded audio data is converted to analog audio data by the D/A converter 8, it is supplied to the speaker of the monitor, not shown.

43. In this way, digital broadcast video signals and audio signals are received, decoded and displayed on a monitor.

44. Next, the supplementary data will be described. As mentioned heretofore, PSI (Program Specific Information), EPG (Electronic Program Guide) or SI (Service Information) is added to the multiplexed bit stream. PSI which is specified by MPEG, and SI which is specified by DVB (Digital Video Broadcasting) used in Europe, will now be described.

45. (1) PAT (Program Association Table)

46. This table is specified by MPEG. The PID (packet ID) is 0. The main contents of the table are PID of NIT and PID of PMT described hereafter.

47. (2) PMT (Program Map Table)

48. This table is specified by MPEG. The PID is determined by the PAT mentioned above. The table gives the correspondence between program numbers and PID, and the PID of ECM (scrambled data appended to programs).

49. (3) CAT (Conditional Access Table)

50. This table is specified by MPEG. The PID is 1. The main contents of the table are EMM (scrambled information for customers).

51. (4) NIT (Network Information Table)

52. The PID is 0010. The main contents of the table are network names (satellite names, ground wave transmitters, etc.), and modulating schemes or frequencies related to transport streams (physical channels).

53. The following tables are specified by DVB.

54. (5) BAT (Bouquet Association Table)

55. The PID is 0011. The main contents of the table are names of bouquets (program providers) and destination countries, service details of transport streams (physical channels) and CASS (Conditional Access Service System) methods.

56. (6) SDT (Service Description Table)

57. The PID is 0011. The main contents are related to transport streams (physical channels), and service ID's contained therein, and the names of bouquets. Herein, the service ID's are broadcasting channels such as NHK satellite 1 and NHK satellite 2. This is therefore the same as the program nos. specified by MPEG.

58. (7) EIT (Event Information Table)

59. The PID is 0012. The main contents are event ID's, their starting time, broadcasting time and program details. Transport stream ID's and service ID's are given for each event ID. An event refers to, for example, News at 7 a.m. (December 1).

60. (8) Time and Date Table

61. The PID is 0010. The main content is information about world standard time. The processor's internal clock, not shown, is set using this TDT.

62. (9) RST (Running Status Table)

63. The PID is 0013. The main content is information about performing events, i.e. information before an event starts, during its execution and after it has been completed.

64. Next, a description will be given of how the microcomputer 9 in this digital signal processor, processes PSI and SI mentioned above.

65. First, in the digital signal processor, constants and other parameters are set combining the various network systems. This information is written to the network information table which therefore gives modulation schemes, frequencies, bit rates and error correction methods for transport streams. After setting, this data is stored in an EEPROM, not shown, of the microcomputer 9.

66. Next, events are searched from the EIT. In the EIT, a unique event ID is assigned to each broadcasting event, program names and contents are written together with their start times, and transport stream ID's and service ID's are written for each event. The transport stream ID is identified from the EIT, the digital signal processor is set using transport stream constants obtained from the NIT, and the transport stream corresponding to the desired channel is thereby selected.

67. The above is the processing performed when a transport stream for a desired channel is selected in the front end 1. Next, the processing performed by the microcomputer 9 when the output of the demultiplexer 2 is sent to the MPEG video decoder 4 and MPEG audio decoder 5, will be described.

68.FIG. 3 shows an example of a transport stream input to the demultiplexer 2, and the content of the PAT and PMT in the transport stream. FIG. 4 shows the internal construction of the buffer memory 3. FIG. 5 shows the flow of this processing. The following description refers to the case where program no. 1 is selected.

69. First, in a step S1 of FIG. 5, the output of the front end 1 is written to the buffer memory 3 via the demultiplexer 2. In the buffer memory 3, storage areas 3A-3C are defined for each data as shown in FIG. 4, and the different types of data are written to these areas.

70. Next, in a step S2, the PAT is searched from the supplementary data written to the supplementary data area 3C of the buffer memory 3. To perform this processing, the packet with a PID of 0 may be searched. A PID of the PMT for each program (herein, the PID for PMT1 is cc and the PID for PMT2 is dd) is written in the PAT as shown in FIG. 3(2).

71. Next, the packet with a PID of cc is searched. In this way, PMT1 corresponding to program no. 1 is detected. MPEG video data, MPEG audio data and the PID of ECM for program no. 1 are written in PMT1, as shown in FIG. 3(3).

72. Therefore, to view the program no. 1, the packet having a PID of aa is read from the MPEG video data area 3A of the buffer memory 3 and sent to the MPEG video decoder 4 via the demultiplexer 2, and the packet having a PID of ab is read from the MPEG audio data area 3B and sent to the MPEG audio decoder 5 via the demultiplexer 2. Data without headers is transmitted in this process as shown in FIG. 2. Scrambling is also decoded using ECM information written in the packet with a PID of xx.

73. To view the program no. 2, the packet having a PID of dd is searched in the same way. In this packet, video data, audio data and the PID of ECM are written as shown in FIG. 3(4). The packet with a PID of ba is read from the MPEG video data area 3A of the buffer memory 3 and sent to the MPEG video decoder 4, and the packet with a PID of bb is read from the MPEG audio data area 3B and sent to the MPEG audio decoder 5. Scrambling is also decoded using ECM information written in the packet having a PID of zz.

74. The above description refers to the usual processing performed when a transport stream input from the front end 1 is decoded. The digital signal processor of FIG. 1 can also output the MPEG video data, MPEG audio data and supplementary data separated by the demultiplexer 2, to a recording/playback device such as a DVCR via the digital interface 11. In addition, the processor can receive MPEG video data MPEG audio data and supplementary data output by an external recording/playback device via the digital interface 11, and send it to the demultiplexer 2. This processing will now be described.

75. First, the processing of the microcomputer 9 will be described where the output of the demultiplexer 2 is transmitted to external devices from the digital interface 11. As most of this processing is the same as that of the ordinary processing described above, only the points which differ will be mentioned here.

76. The MPEG video data and MPEG audio data are transmitted to the digital interface 11 together with packet headers. In other words, when the microcomputer 9 reads from the buffer memory 3, it reads data out for each header, and sends it to the digital interface 11 via the demultiplexer 2.

77. PSI and SI are also sent to the digital interface 11 with headers. However, PAT leaves only the PID specified by the PMT having the selected program no., and eliminates the remainder. For example, when program no. 1 is selected, only the PID for PMT1 (cc in the case of FIG. 3) is left and the remainder are eliminated.

78. The data sent to the digital interface 11 is transmitted to external devices. The digital interface is based on for example IEEE-1394, in which case the data is inserted into asynchronous packets according to IEEE-1394 before it is output. The asynchronous packets output by the digital interface 11 are sent to an external DVCR or the like. The data is then extracted from the asynchronous packets, error correction coding is added in the recording system and, after the data is subjected to channel coding, it is recorded.

79. Next, the case will be described when data recorded on a DVCR is played back and input to the digital signal processor in the above manner. The external DVCR inputs playback data to an asynchronous packet which is output. This asynchronous packet is input to the digital interface 11, the original MPEG video data, MPEG audio data and supplementary data are extracted, and these are written to the buffer memory via the demultiplexer 2.

80. The processing of MPEG video data and MPEG audio data written to the buffer memory 3 is the same as the processing of the data in the transport stream input from the front end 1 described above. On the other hand, the microcomputer 9 processes PSI and SI written in the buffer memory 3 as described below.

81. PAT and PMT are used without modification. As described above, when data is output from the digital signal processor to an external DVCR, only the PID specifying a PMT corresponding to a program no. selected from the PAT is left and the remaining data are eliminated, hence only the PID specifying the PMT for a program no. currently being input is written on the PAT in the data input from the external DVCR. The MPEG video data and MPEG audio data for the program currently being input can therefore be read by examining the PAT to search the PMT. The read MPEG video data and MPEG audio data are sent to the MPEG video decoder 4 and MPEG audio decoder 5 via the demultiplexer 2, and are then processed in the same way as from the front end 1.

82. As regards the EIT, only actual or present data in the program written in the PAT are decoded, the remainder being ignored. Herein, the term actual refers to the transport stream in the selected channel, and present refers to the fact that the selected program is being broadcast.

83. As regards RST, only elements related to programs written in the PAT are decoded, the remainder being ignored. Concerning SDT, only actual elements in programs written in the PAT are decoded, the remainder being ignored.

84. NIT is required for setting in the front end 1, however as it is unnecessary in the demultiplexer 2, it is ignored. BAT is also ignored.

85. Regarding TDT, when a playback signal from an external recording/playback device is input, the TDT in the playback signal from the device indicates the time when video recording was performed and not the current time, hence this TDT is ignored. When the input signal from the external device is not a playback signal, and the TDT indicates the present time, the TDT is decoded. In other words, the processing is different according to whether or not the TDT indicates the present time. It is therefore convenient if data indicating whether or not the TDT does indicate the present time, is added to the input signal from the external device. This avoids setting an incorrect time when the internal clock is reset.

86. The case will now be described when a plurality of programs are continuously input from an external DVCR. The microcomputer 9 examines the PAT to search the PMT, and reads MPEG video data and audio data in the program currently being input from the external DVCR by examining the PMT. However, when the external DVCR continuously outputs a plurality of programs and the program is changed over, the microcomputer 9 examines the PAT to search for the PMT, and the MPEG video data and MPEG audio data for the program that was changed cannot be read. Also as past data is used for decoding in the MPEG video decoder 4 and MPEG audio decoder 5, correct decoding cannot be performed unless the program data prior to change-over which remains in the buffer memories 4 a and 5 a is cleared.

87. Likewise regarding SI, when a change-over is made to a program with a different transport stream, SI in the buffer memory 3 must also be updated.

88. According to this embodiment, therefore, when the program played back by the DVCR changes, a flag identifying this is appended to the header of the asynchronous packet. FIG. 6 is a diagram showing the format of an asynchronous packet. When the 2 bits of a tag field are 012, a 2 quadlet common asynchronous packet header (referred to hereafter as CIP header) is inserted at the start of the data field. The value of tag is set to 012 to handle real time video and audio signal data from digital video instruments or digital audio instruments.

89.FIG. 7 shows a CIP header when tag=012. FIG. 8 shows an example of assigning FMT (format type) in the CIP header. As shown in FIG. 6, DVCR is specified by FMT=0000002 and the MPEG signal transfer format is specified by 1000012. According to this embodiment, a discontinuity flag is assigned to the bit b0 of a FDF (Format Dependent Field).

90. When the transport stream in the DCVR playback signal becomes discontinuous, this discontinuity flag is set to a H (high) level for a predetermined time (e.g. 1 second). Specifically, video auxiliary data (VAUX data) indicating the start position (REC START) and end position (REC END) of recording are recorded together with video data when video data are recorded in the DVCR. Consequently, the discontinuity flag is set to the H (high) level when this auxiliary data is detected during playback.

91. According to this embodiment, the aforesaid discontinuity flag is set to the H (high) level when the DVCR mode changes from stop (STOP) to playback (PB). Hence, even when a program is played back from the middle, the data in the buffer memories 4 a, 5 a can be cleared and SI in the buffer memory 3 can be updated.

92. Further, according to this embodiment, a speed change playback flag is appended to the bit b1 of FDF. This flag is set to the H (high) level when the DVCR operating mode is slow or cue/review. During this speed change playback, only MPEG I pictures are valid data, so the buffer memory 4 a underflows, and the output of the MPEG video decoder 4 is cut off until the next I picture is decoded. The construction of the digital signal processor is therefore such that when this flag is detracted, the I picture which was last decoded is output from the MPEG video decoder 4 until the next I picture is input.

93.FIG. 9 is a flowchart showing the processing performed by the microcomputer 9 when there is an external input.

94. First, the microcomputer 9 determines whether or not there is an external input (step S11). The determination of whether or not there is an external input is made from the output of the front panel 10.

95. Next, it is determined whether or not a discontinuity flag was detected (step S12). This determination is based on whether or not the digital interface 11 detected the discontinuity flag shown in FIG. 7. When a discontinuity flag is detected, the PAT, PMT and SI in the buffer memory 3 are updated, and a command to clear the data in the buffer memories 4 a, 5 a is issued to the MPEG video decoder 4 and MPEG audio decoder 5 (step S13).

96. Next, it is determined whether or not a speed change playback flag was detected (step S14). This determination, like that of the step S12, is based on whether or not the digital interface 11 detected the speed change playback flag shown in FIG. 7. When the speed change playback flag is detected, a command is issued to the MPEG decoder 4 to continue outputting the I picture which was last decoded.

97.FIG. 6 is a diagram showing the format of an asynchronous packet. When the 2 bits of a tag field are 012, a 2 quadlet common asynchronous packet header (referred to hereafter as CIP header) is inserted at the start of the data field. The value of tag is set to 012 to handle real time video and audio signal data from digital video instruments or digital audio instruments. FIG. 7 shows a CIP header when tag=012. FIG. 8 shows an example of assigning FMT (format type) in the CIP header.

98. According to this embodiment, FMT=1000012 and the format of the MPEG signal transfer is specified. MPEG data is input to data blocks after the CIP header shown in FIG. 6.

99.FIG. 10 is a block diagram showing the construction of a DVCR to which this invention is applied. This DVCR has a function for coding, and recording/playing back, analog video signals, and a function for recording/playing back MPEG digital signals.

100. First, recording/playback of analog video signals will be described.

101. To record analog video signals, this DVCR comprises an A/D converter 21 which digitizes video signals, a data compression coding circuit 22 which performs data compression such as DCT (Discrete Cosine Transformation), quantization and variable length coding on the output of the A/D converter 21, and a framing circuit 23 which frames the output of the data compression coding circuit 22.

102. Further, this DVCR comprises a multiplexer 24 which combines the output of the framing circuit 23 and video auxiliary data (VAUX data) generated by a signal processing microcomputer 28 described hereafter, an error correction code adding circuit 27 which adds an error correction code to the output of the multiplexer 24, and a channel encoder 26 which records/modulates the output of the error correction coding circuit 27.

103. This DVCR further comprises a mode processing microcomputer 27 which generates video signal TV channels and data signals such as recording date and time, etc., based on user operations, and a signal processing microcomputer 28 which generates VAUX data, etc., based on the output of the mode processing microcomputer 27. Herein, VAUX data comprises TV channels, recording date and time, recording start (REC START) position and recording end (REC END) position on a video tape.

104.FIG. 11 shows the format of one track of data output by the error correction code adding circuit 25. As shown in the figure, the video data and VAUX data is organized in block units of 90 bytes. This data undergoes recording/modulation in the channel encoder 26, is amplified by a recording amplifier, not shown, and is recorded on a video tape by a magnetic head, not shown. In an actual DVCR, video data, VAUX data, audio data and subcode data are time-divided on the track when they are recorded.

105. The above is a description of the coding and recording of analog video input signals. Next, the reproduction of recorded video signals will be described.

106. This DVCR comprises a playback circuit 29 which performs waveform equalization of data amplified by the playback amplifier, not shown, and playback of a data clock, a channel decoder 30 which performs recording demodulation on data output by the playback circuit 29, an error correction circuit 30 which performs error correction on the output of the channel decoder 10, a demultiplexer 22 which separates video data and VAUX data from the error correction circuit 31, a deframing circuit 23 which separates the frames of this video data, a data compression decoding circuit 24 which performs processing such as decoding of variable length codes, reverse quantization and reverse DCT on the output of the deframing circuit 23, and a D/A converter 35 which converts the output of the data compression decoding circuit 24 to an analog format and converts it to an analog video signal. The VAUX data separated by the demultiplexer 32 is sent to the signal processor microcomputer 28, and sent from here to the mode processor microcomputer 27.

107. Next, recording/playback of a coded signal input from an external device, will be described. This DVCR has a digital interface 36. This digital interface 36 has the same construction as the digital interface 11 in the receiver/demodulator of FIG. 1. IEEE-1394 packets are sent to and received from the digital interface 11 of FIG. 1.

108. Next, the recording of MPEG data input from the digital interface 36 will be described. This MPEG data is input in asynchronous packets from the digital interface 11 of the receiver/demodulator of FIG. 1, and transferred.

109. First, MPEG data from the asynchronous packets in the digital interface 36, i.e. MPEG video data, MPEG audio data and supplementary data are separated. The separated data is sent to the multiplexer 24 via a switch SW1, multiplexed with VAUX data output by the signal processor microcomputer 28, and is converted to the format of FIG. 11 by the error correction code adding circuit 25. In other words, MPEG video data, MPEG audio data and supplementary data are all recorded on the video data recording area. The processing after the error correction code adding circuit 25 is the same as for the aforesaid recording of analog video signals.

110. Next, the processing during playback of MPEG data will be described. Up to input of playback data to the demultiplexer 32, processing during playback is the same as processing during playback of video signals. The playback data input to the demultiplexer 32 is separated at this state into MPEG data and VAUX data. MPEG data is sent to the digital interface 36 via the switch SW2. VAUX data is sent to the signal processing microcomputer 28.

111. In the digital interface 36, headers shown in FIG. 6 and FIG. 7 are added to the MPEG data, and output to external devices as an asynchronous packet. This asynchronous packet is input to the digital interface 11 of the receiver/demodulator, the original MPEG video data, MPEG audio data and supplementary data are extracted, and written to the buffer memory 3 via the demultiplexer 2.

112. The flags described above are shown in FIG. 12. Herein, NP is normal play data, and TP is triple play data. NP1-NP2 indicates that a normal play program has changed.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7212574Jul 26, 2002May 1, 2007Microsoft CorporationDigital production services architecture
US7295761May 15, 2002Nov 13, 2007Pioneer CorporationTransmitting apparatus and control method therefor and receiving apparatus and control method therefor
US7730517 *Nov 5, 1999Jun 1, 2010Thomson Licensing S.A.Signalling of bouquet information in a digital transmission system
US8380330Sep 27, 2007Feb 19, 2013Pioneer CorporationTransmitting apparatus and control method therefor and receiving apparatus and control method therefor
US8396217 *Apr 20, 2006Mar 12, 2013Samsung Electronics Co., Ltd.Broadcast receiving apparatus and channel changing method thereof
US20070162852 *Jan 10, 2007Jul 12, 2007Samsung Electronics Co., Ltd.Method and apparatus for changing codec to reproduce video and/or audio data streams encoded by different codecs within a channel
US20080112485 *Dec 28, 2007May 15, 2008Ntt Docomo, Inc.Video encoding method, video decoding method, video encoding apparatus, video decoding apparatus, video encoding program, and video decoding program
US20090293083 *Aug 12, 2008Nov 26, 2009Broadcom CorporationVideo processing system with conditional access module and methods for use therewith
US20100098174 *Dec 22, 2009Apr 22, 2010Ntt Docomo, Inc.Video encoding method, video decoding method, video encoding apparatus, video decoding apparatus, video encoding program, and video decoding program
EP1261206A2 *May 15, 2002Nov 27, 2002Pioneer CorporationTransmitting/receiving control method and device therefor
Classifications
U.S. Classification386/200, 375/E07.025, 375/E07.024, 386/E05.052, 348/E05.005, 386/E09.013, 348/E05.108, 348/E05.007, 348/423.1, 375/E07.271, 348/E07.06
International ClassificationH04N7/16, H04N5/91, H04N5/00, H04N5/44, H04N7/24, H04N7/52, H04L12/64, H04N5/783, H04N9/804, H04L12/40
Cooperative ClassificationH04N21/4325, H04N21/4402, H04N5/783, H04N21/4347, H04L12/40071, H04N21/434, H04N21/2368, H04N21/440281, H04L12/40117, H04N21/4341, H04N7/162, H04N21/4345, H04N21/43632, H04N9/8042, H04L12/40058, H04N21/435, H04N21/235, H04N5/4401
European ClassificationH04N21/432P, H04N21/4363C, H04N21/434S, H04N21/434V, H04N21/4402T, H04N21/4402, H04N21/434, H04N21/435, H04N21/434A, H04N21/235, H04N21/2368, H04N5/44N, H04N7/16E, H04N5/783, H04N9/804B, H04L12/40F3, H04L12/40F10, H04L12/40F1
Legal Events
DateCodeEventDescription
Feb 21, 2014FPAYFee payment
Year of fee payment: 12
Feb 19, 2010FPAYFee payment
Year of fee payment: 8
Feb 27, 2006FPAYFee payment
Year of fee payment: 4