|Publication number||US20010001215 A1|
|Application number||US 09/752,802|
|Publication date||May 17, 2001|
|Filing date||Dec 28, 2000|
|Priority date||Oct 29, 1996|
|Also published as||US6448153|
|Publication number||09752802, 752802, US 2001/0001215 A1, US 2001/001215 A1, US 20010001215 A1, US 20010001215A1, US 2001001215 A1, US 2001001215A1, US-A1-20010001215, US-A1-2001001215, US2001/0001215A1, US2001/001215A1, US20010001215 A1, US20010001215A1, US2001001215 A1, US2001001215A1|
|Inventors||Oleg Siniaguine, Patrick Halahan, Sergey Savastiouk|
|Original Assignee||Oleg Siniaguine, Patrick Halahan, Sergey Savastiouk|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (27), Classifications (36), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. The present application is a continuation in part of U.S. patent application Ser. No. 09/083,927 filed May 22, 1998, incorporated herein by reference, which is a continuation of PCT application PCT/US97/18979 (WO 98/19337), having an international filing date of Oct. 27, 1997, incorporated herein by reference, which claims priority of U.S. provisional application Ser. No. 60/030,425 filed Oct. 29, 1996, incorporated herein by reference.
2. The present invention relates to thinning and dicing of semiconductor wafers using a dry etch.
3. In many semiconductor fabrication processes, when circuitry has been fabricated in a semiconductor wafer, the wafer is thinned and then diced into chips. The thinning is typically performed with mechanical lapping. Dicing is performed with a diamond saw or a laser. The diamond saw or the laser can be used to cut the wafer all the way through along scribe lines. Alternatively, the wafer is cut part of the way through, and then broken.
4. The thinning and dicing processes can damage the wafer. It is desirable to provide alternative processes that reduce wafer damage and prolong the lifetime of chips obtained from the wafer.
5. Some embodiments of the present invention reduce or eliminate wafer damage and prolong the chip lifetime by dicing the wafer part of the way through and then thinning the wafer with a dry etch. The chip lifetime is prolonged because the dry etch removes damage from chip surfaces and rounds the chip's edges and corners.
6. More particularly, as illustrated in FIG. 1, a chip 110 obtained by prior art thinning and dicing techniques may have uneven, damaged surfaces 110B, 110S, with sharp bottom corners and edges. Surface 110B is the chip's backside, and surfaces 110S are sidewalls. The wafer has been thinned from backside 110B by mechanical lapping, and then diced along sidewalls 110S with a diamond saw or a laser apparatus. These thinning and dicing processes damage the backside 110B and sidewalls 110S. The damage may include chipped, jagged surfaces, and microcracks. When the chip 110 is later packaged and put into use, the chip is subjected to heating and cooling cycles. These cycles cause the chip's packaging material (not shown) to exert stresses on the chip. Additional stresses can be developed inside the chip due to the thermal cycles, chip handling, or the presence of different materials or other non-uniformities inside the chip. Because the chip surfaces 110B, 110S are damaged, and because they intersect at sharp edges and corners, the stresses concentrate at isolated points on the chip surface. Further, microcracks weaken the chip's resistance to stress. As a result, the chip becomes less reliable. Cracks formed or extended by stresses in the chip can reach and damage the chip circuitry (not shown).
7. Dry etch provides smoother chip surfaces and rounded edges and corners. Damage is reduced or eliminated. The chip reliability is therefore improved.
8. In some embodiments of the present invention, the wafer is processed as follows. The wafer is diced to form grooves in the face side of the wafer. The grooves are at least as deep as the final thickness of each chip to be obtained from the wafer. Dicing can be performed with a diamond saw or a laser. The grooves' sidewalls can be damaged.
9. Then the wafer is placed into a non-contact wafer holder, and the wafer backside is etched with the dry etch until the grooves are exposed from the backside. The dry etch leaves the chips' backside smooth. In some embodiments, the dry etch continues after the grooves have been exposed from the backside. The etchant gets into the grooves and smoothens the chip sidewalls, removing at least some of the sidewall damage. The etchant also rounds the bottom corners and edges of the chips.
10. Suitable etches include atmospheric pressure plasma etches described, for example, in the aforementioned U.S. patent application Ser. No. 09/083,927. These etches are fairly fast. Silicon can be etched at 10 μm/min.
11. In some embodiments, the dry etch is a blanket uniform etch of the wafer's flat backside surface. No masking layers are used on the backside surface.
12. The invention is not limited to the embodiments described above. In some embodiments, one or more openings are formed in a first surface of a semiconductor wafer along a boundary of one or more chips. The openings do not go through the wafer. The wafer is placed into a non-contact wafer holder and thinned with a dry etch until the openings are exposed on a second side.
13. Other features of the invention are described below. The invention is defined by the appended claims.
14.FIG. 1 is a side view of a prior art semiconductor chip.
15.FIG. 2A is a top view of a wafer being processed according to an embodiment of the present invention.
16.FIG. 2B shows a cross-section of the wafer of FIG. 2A along the lines II-II.
17.FIGS. 3 and 4 are cross-sections illustration of a wafer and processing equipment during wafer thinning according to an embodiment of the present invention.
18.FIG. 5 is a perspective view of a chip processed according to an embodiment of the present invention.
19.FIG. 6 is a side view of a packaged chip processed according to an embodiment of the present invention.
20.FIGS. 7 through 11 are cross-section illustrations of wafers being processed according to embodiments of the present invention.
21.FIG. 2A is a top view of a semiconductor wafer 210 shown before the wafer is thinned with a dry etch. FIG. 2B is a cross sectional view of the wafer along the lines II-II in FIG. 2A. Circuitry has been fabricated in the wafer, and the wafer must now be divided into chips 110. The circuitry may include transistors, diodes, and other devices (not shown) manufactured in and over an active layer 220 (FIG. 2B) adjacent to the wafer top surface 210F (the surface shown in FIG. 2A). Optional conductive bumps 216 have been manufactured on contact pads on top surface 210F of chips 110. The bumps will be used to connect the chips to wiring substrates (not shown), e.g., printed circuit boards.
22. The wafer thickness 240 has been sufficiently large to achieve suitable mechanical strength and heat dissipation during fabrication of the wafer circuitry. 720 μm is suitable for some silicon wafer fabrication processes. The wafer will now to be thinned to its final thickness 250. In some embodiments, the final thickness is 10-450 μm. These thickness figures are illustrative and not limiting.
23. After the circuitry and the bumps 216 were manufactured, grooves 260 were formed in the wafer top surface along scribe lines and, in particular, along the boundary of chips 110. The grooves could be formed by conventional dicing techniques, e.g. with a diamond saw or a laser. Other processes, e.g., a masked etch, could also be used. The grooves do not go through the wafer. The grooves are at least as deep as the final chip thickness 250. In some embodiments, the groove depth is 10-450 μm. The grooves will be exposed from the bottom during wafer thinning when the wafer back side 110B is etched, as described below.
24. The groove sidewall and bottom surfaces 270 can be damaged by dicing, as schematically shown by uneven lines in FIGS. 2A, 2B.
25. Wafer 210 is placed in a non-contact wafer holder 510 (FIG. 3). Holder 510 includes one or more vortex chucks 520 having outlets in the holder's surface 524. Surface 524 faces the top surface of the wafer. Gas supplied under pressure through a conduit 522 enter chucks 520 through respective passages 523. Each passage is tangential to the chuck's cylindrical chamber when viewed from the top. A gas vortex 525 emitted by each chuck towards the wafer generates a low pressure zone near the chuck's vertical axis. In this zone, the wafer is drawn towards the chuck. At the same time, the gas vortices do not allow the wafer to touch the holder surface 524. Such wafer holders are described, for example, in U.S. patent application Ser. No. 09/456,135 “Non-Contact Workpiece Holder” filed by O. Siniaguine et al. on Dec. 7, 1999 and incorporated herein by reference. Other suitable holders are described in PCT publication WO 99/46805 (TruSi Technologies, LLC, Sep. 16, 1999) incorporated herein by reference. Other holders, for example, Bernoulli type holders, can also be used.
26. Wafer holder 510 is called “non-contact” because the top surface of the wafer does not contact the holder surface 524. However, the edge of the wafer can contact the holder's limitors 526 which extend around the wafer to restrict the wafer lateral motion. In some embodiments, holder 510 is mounted on a rotating carousel (not shown). The carousel rotation develops a centrifugal force that presses the wafer against one or more limitors 526. See PCT publication WO 99/26796 (TruSi Technologies, LLC, Jun. 3, 1999).
27. The wafer backside surface 110B is etched with a dry etch. In FIG. 3, the etch is a blanket (unmasked) uniform etch of the wafer's flat semiconductor backside surface (e.g., silicon surface). The etch is atmospheric pressure plasma etch. Plasma generator 530 generates plasma 540 into which suitable reagents are injected. If the wafer is made of silicon, a CF4 etch can be used. See PCT publication WO 98/19337 (TruSi Technologies, LLC, May 7, 1998) incorporated herein by reference. A suitable etcher is type Tru-Etch 3000 (trademark) available from TruSi Technologies, LLC, of Sunnyvale, Calif. The dry etch thins the wafer until the grooves 260 are exposed from the bottom. When the grooves are exposed, the plasma enters the grooves and etches the groove sidewalls 270. The sidewalls become smoother as a result. The dicing damage becomes partially or completely removed from the sidewalls. The bottom corners and edges of chips 110 become rounded.
28. Advantageously, some atmospheric pressure plasma etching processes described in WO 98/19337 are fast. Silicon can be etched at the rate of about 10 μm/min. Other kinds of etches can also be used. The dry etch can be preceded by mechanical lapping of the wafer bottom surface 110B.
29. In some embodiments, before the backside etch, the groove depth 250 (FIG. 2) exceeds the final chip thickness by an amount needed to obtain the rounded edges and corners and smooth sidewalls for chips 110. The more the groove depth exceeds the final chip thickness, the longer the duration of the backside etch after the grooves have been exposed from the bottom. The bottom corners and edges become more rounded, and more time is allowed for sidewall damage removal. In some embodiments, the radius of the rounded corners is roughly 1.5 times the thickness of the material removed from the wafer backside after the grooves are exposed. The depth of the grooves also takes into account possible wafer non-uniformity, the non-uniformity of the dicing process that creates the grooves, and the non-uniformity of the backside etch. If mechanical lapping or any other process is used to remove material from the wafer backside before the dry etch illustrated in FIG. 5, the non-uniformity of such process can also be taken into account. In some embodiments, the groove depth 250 exceeds the final chip thickness by 10 μm or more.
30. When the grooves 260 become exposed during the thinning etch of FIG. 3, chips 110 become separated from each other, but the chips are held in holder 510 by the vacuum forces developed by the gas vortices. The vortex chucks 520 are positioned close to each other to insure that each chip 110 will be adjacent to a low pressure zone developed by at least one chuck 520. In FIG. 4, “L” denotes the greatest lateral dimension of each chip 110. “P” is the distance between the centers of the adjacent chucks 520. “D” is the diameter of each chuck. “P” and “D” can vary for different chucks 520 in the same wafer holder. The diameter D of each vortex chuck should be small enough to prevent a chip from being sucked into the chuck. The chip should be balanced at a predetermined distance from the wafer holder surface 524 by the vacuum forces drawing the chip towards the holder and the opposite-direction forces generated between the chucks by the gas flowing away from the chucks. In some embodiments, D<L/2 and P<L/2 for all the chucks.
31. In some embodiments, each of P and D is less than one half of the shortest side of each rectangular chip 110.
32. In some embodiments, the distance between the adjacent chucks and the diameter of each chuck take into account the peripheral wafer portions 320 (FIG. 2A). Each of P and D is less than one half of the greatest lateral dimension, or of the longest or shortest side, of each portion 320.
33.FIG. 5 is a perspective view of a chip 110 after the etch. The chip is shown bottom side up. The chip's sidewalls 110S and bottom surface 110B are smooth. The edges 110E at which the sidewalls 110S meet with each other and with the bottom surface 110B are rounded, and so are the bottom corners 110C. The smooth surfaces and the rounded edges and corners prolong the chip's lifetime and improve the chip's reliability.
34. In FIG. 6, chip 110 has been mounted on a printed circuit board 610 using flip chip technology. Bumps 216 are soldered to the printed circuit board. Encapsulant 620 (suitable plastic) is deposited over the chip for protective purposes. The chip's smooth surfaces and rounded edges and corners prolong the chip's lifetime. Similar advantages are achieved with non-flip-chip packaging.
35. In FIG. 7, the etch uniformity is improved by depositing a layer 310 over grooves 260 and wafer portions adjacent to the grooves. Layer 310 is deposited before the backside etch of the wafer. When chips 110 and peripheral portions 320 become separated during the backside etch, the layer 310 holds the chips and the portions 320 in the same position relative to each other. Therefore, the gaps between the chips 110 and the peripheral portions 320 remain uniform, and hence the chip sidewalls (the sidewalls of grooves 260) are etched uniformly. If some chips 110 were too close to each other or to peripheral portions 320, the chips' sidewalls could be etched too slowly, and less damage would be removed than desirable. Other sidewalls, farther from adjacent chips 110 or portions 320, could be undesirably overetched.
36. Layer 310 also relaxes the requirements for the distance between adjacent vortex chucks 520 and the diameter of each chuck since the chips 110 and peripheral portions 320 are held in position by layer 310 throughout the backside etch.
37. Layer 310 can be a sticky material which adheres to the wafer without additional adhesive. Alternatively, adhesives can be used. In some embodiments, layer 310 is polyimide. Polyimide is chosen because it does not react with etchants utilized in some thinning processes (e.g., CF4). The thickness of polyimide layer 310 is 1 μm to 200 μm in some embodiments. Other materials and thicknesses can also be used. In some embodiments, layer 310 is an adhesive tape such as described in U.S. Pat. No. 5,888,883 issued on Mar. 30, 1999 to Sasaki et al.
38. Layer 310 does not cover the middle portions of chips 110, including the bumps 216. The bumps, and any other uneven features of the chip top surface 210F, are believed to be capable of impeding adhesion of layer 310 to the wafer.
39. In some embodiments, layer 310 is pre-manufactured as a continuous sheet. Then openings are cut out in layer 310 at the location of the middle portions of chips 110. Then layer 310 is deposited.
40. Layer 310 can be deposited using known techniques. In some embodiments, layer 310 is deposited at atmospheric pressure using a roller to remove air bubbles. Alternatively, layer 310 can be laminated on the wafer in vacuum, with or without a roller.
41. In some embodiments, layer 310 covers peripheral portions 320. In FIG. 8, layer 310 covers the entire wafer. In some embodiments, the top surface of chips 110 is even, bumps 216 are absent.
42. The invention is not limited to layer 310 covering or exposing any particular features of the wafer.
43. Layer 310 prevents the plasma from going through the grooves 260 and damaging the circuitry at the top surface of the wafer. Gas emitted by chucks 520 flows down around the wafer as shown at 550 in FIG. 3, and impedes the plasma from flowing up around the wafer and reaching the wafer top surface. As indicated in the aforementioned U.S. patent application Ser. No. 09/456,135, the chuck density can be made high at the edge of wafer holder 510 to prevent the plasma from flowing up around the wafer. Gas can be made to flow down at all points around the wafer.
44. In FIG. 9, layer 310 has been deposited by a spin-on or spraying technique. Layer 310 fills grooves 260. (In contrast, in FIGS. 7 and 8, the grooves are not filled.) Layer 310 in FIG. 9 can be polymer or some other material.
45.FIG. 10 shows the structure after the backside etch for FIG. 9. In the embodiment of FIG. 10, when layer 310 is exposed from the bottom, layer 310 is etched faster than the wafer substrate. Therefore, the bottom surface of layer 310 is higher than the bottom surface of chips 110 and peripheral portions 320. The bottom corners and edges of chips 110 have been exposed to the etchant, and have been rounded.
46.FIG. 11 illustrates an embodiment in which the layer 310 is etched slower than the wafer substrate. This is the case if layer 310 is polyimide, the wafer is a silicon wafer, and the etch is a CF4 plasma etch. Layer 310 is etched slowly, but the microloading effect causes the chips 110 to be etched faster at the bottom edges adjacent to layer 310. As a result, the bottom edges and corners of chips 110 are rounded.
47. After the etch of FIGS. 10 or 11, layer 310 is removed. In some embodiments, polyimide layer 310 is removed by oxygen plasma.
48. The above embodiments illustrate but do not limit the invention. The invention is not limited to silicon wafers or any packaging technology. The invention is not limited to plasma etching, or to any particular etch chemistry or type of etcher. The invention is not limited to wafers containing multiple chips. In some embodiments, only one chip has been fabricated in the wafer. The chip is extracted and the wafer peripheral portions 320 are discarded. The invention is not limited to unmasked or uniform backside etches. Other embodiments and variations are within the scope of the invention, as defined by the appended claims.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6642126 *||Dec 21, 2000||Nov 4, 2003||Micronas Gmbh||Process for manufacturing a semiconductor wafer with passivation layer mask for etching with mechanical removal|
|US6794272 *||Mar 18, 2003||Sep 21, 2004||Ifire Technologies, Inc.||Wafer thinning using magnetic mirror plasma|
|US6890836 *||May 23, 2003||May 10, 2005||Texas Instruments Incorporated||Scribe street width reduction by deep trench and shallow saw cut|
|US7001827 *||Apr 15, 2003||Feb 21, 2006||International Business Machines Corporation||Semiconductor wafer front side protection|
|US7029937 *||Nov 10, 2003||Apr 18, 2006||Seiko Epson Corporation||Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument|
|US7851241 *||Apr 1, 2003||Dec 14, 2010||Mitsuboshi Diamond Industrial Co., Ltd.||Method for severing brittle material substrate and severing apparatus using the method|
|US7871901||Apr 17, 2006||Jan 18, 2011||Panasonic Corporation||Manufacturing method for semiconductor chips|
|US7981807||Mar 19, 2008||Jul 19, 2011||Sanyo Electric Co., Ltd.||Manufacturing method of semiconductor device with smoothing|
|US8012805||Apr 11, 2006||Sep 6, 2011||Panasonic Corporation||Manufacturing method for semiconductor chips, and semiconductor chip|
|US8026181||Apr 11, 2006||Sep 27, 2011||Panasonic Corporation||Manufacturing method for semiconductor chips|
|US8168474||Jan 10, 2011||May 1, 2012||International Business Machines Corporation||Self-dicing chips using through silicon vias|
|US8298917||Apr 14, 2009||Oct 30, 2012||International Business Machines Corporation||Process for wet singulation using a dicing singulation structure|
|US8383436 *||Jan 23, 2006||Feb 26, 2013||Panasonic Corporation||Manufacturing method for semiconductor chips, and semiconductor chip|
|US8546244 *||Jan 9, 2012||Oct 1, 2013||Renesas Electronics Corporation||Method of manufacturing semiconductor device|
|US20040142574 *||Nov 10, 2003||Jul 22, 2004||Seiko Epson Corporation||Semiconductor device and method of manufacturing the same, circuit board, and electronic instrument|
|US20040209444 *||Apr 15, 2003||Oct 21, 2004||International Business Machines Corporation||Semiconductor wafer front side protection|
|US20040232524 *||May 23, 2003||Nov 25, 2004||Howard Gregory E.||Scribe street width reduction by deep trench and shallow saw cut|
|US20050017371 *||Jul 22, 2003||Jan 27, 2005||Zhiyong Wang||Electronic assembly having a die with rounded corner edge portions and a method of fabricating the same|
|US20050170634 *||Feb 18, 2005||Aug 4, 2005||Megic Corporation||High performance system-on-chip discrete components using post passivation process|
|US20050245051 *||Apr 1, 2003||Nov 3, 2005||Mitsuboshi Diamond Industrial Co., Ltd.||Parting method for fragile material substrate and parting device using the method|
|US20120184068 *||Jan 9, 2012||Jul 19, 2012||Renesas Electronics Corporation||Method of manufacturing semiconductor device|
|EP1453090A2 *||Feb 25, 2004||Sep 1, 2004||Sanyo Electric Co., Ltd.||Manufacturing method of semiconductor device|
|WO2005010993A1 *||Jul 14, 2004||Feb 3, 2005||Intel Corp||Electronic assembly having a die with rounded corner edge portions and a method of fabricating the same|
|WO2006078071A2 *||Jan 23, 2006||Jul 27, 2006||Matsushita Electric Ind Co Ltd||Manufacturing method for semiconductor chips, and semiconductor chip|
|WO2006112423A1 *||Apr 11, 2006||Oct 26, 2006||Matsushita Electric Ind Co Ltd||Manufacturing method for semiconductor chips, and semiconductor chip|
|WO2006112424A1 *||Apr 11, 2006||Oct 26, 2006||Matsushita Electric Ind Co Ltd||Manufacturing method for semiconductor chips|
|WO2006112524A1 *||Apr 17, 2006||Oct 26, 2006||Matsushita Electric Ind Co Ltd||Manufacturing method for semiconductor chips|
|U.S. Classification||257/618, 257/E23.012, 257/E21.599, 438/459, 257/E25.013, 257/E23.011, 438/460, 257/E29.022, 257/622, 257/E21.597|
|International Classification||H01L23/482, H01L29/06, H01L21/78, H01L21/301, H01L25/065, H01L23/48, H01L21/768|
|Cooperative Classification||H01L23/482, H01L2225/06513, H01L21/78, H01L2225/06541, H01L23/481, H01L2224/16, H01L25/50, H01L2924/14, H01L2924/10158, H01L25/0657, H01L21/76898, H01L29/0657, H01L2924/014|
|European Classification||H01L25/50, H01L21/78, H01L23/482, H01L25/065S, H01L23/48J, H01L21/768T|
|Feb 16, 2006||FPAY||Fee payment|
Year of fee payment: 4
|Feb 22, 2010||FPAY||Fee payment|
Year of fee payment: 8
|Mar 11, 2011||AS||Assignment|
Free format text: CHANGE OF NAME;ASSIGNOR:TRU-SI TECHNOLOGIES, INC.;REEL/FRAME:025939/0912
Effective date: 20071116
Owner name: ALLVIA, INC., CALIFORNIA
|Mar 13, 2012||AS||Assignment|
Effective date: 20111020
Owner name: INVENSAS CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALLVIA, INC.;REEL/FRAME:027853/0420
|Feb 12, 2014||FPAY||Fee payment|
Year of fee payment: 12