Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010005327 A1
Publication typeApplication
Application numberUS 09/742,214
Publication dateJun 28, 2001
Filing dateDec 22, 2000
Priority dateDec 22, 1999
Also published asEP1111620A2, EP1111620A3, US6310799
Publication number09742214, 742214, US 2001/0005327 A1, US 2001/005327 A1, US 20010005327 A1, US 20010005327A1, US 2001005327 A1, US 2001005327A1, US-A1-20010005327, US-A1-2001005327, US2001/0005327A1, US2001/005327A1, US20010005327 A1, US20010005327A1, US2001005327 A1, US2001005327A1
InventorsRussell Duane, Alan Mathewson, Ann Concannon
Original AssigneeRussell Duane, Alan Mathewson, Ann Concannon
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Negative resistance device
US 20010005327 A1
Abstract
A negative resistance device (NRD) has a MOSFET-like structure, and is biased by:
shorting the gate and source together at a fixed applied potential and applying a different fixed potential to the drain, and
sweeping the bulk potential towards the drain potential, causing the bulk current to exhibit a negative resistance characteristic.
The NRD may be used in a memory circuit (10) in which a resistor (R) is connected between the bulk (2) and a fixed potential. Two States of the circuit at which the current through the resistor matches that through the bulk of the NRD are stable, providing for bistable memory operation.
Images(7)
Previous page
Next page
Claims(14)
1. A negative resistance device comprising:
a semiconductor structure comprising a semiconductor region of one conductivity type termed the bulk, a semiconductor region of second conductivity type termed the source wholly or partially contained in the bulk region, a semiconductor region of second conductivity type termed the drain wholly or partially contained in the bulk and a gate region over at least part of the bulk and being insulated from the bulk;
a bias means comprising means for biasing the structure to exhibits negative resistance characteristics, in which:
the source and the gate region are each held at a fixed applied potential and the gate to source applied potential difference is not greater than the threshold voltage of the structure.;
the drain is held at a fixed applied potential which is of greater magnitude than both the gate applied potential and the source applied potential; and
a variable bias potential is applied to the bulk so that as it is swept towards the drain applied potential the bulk current exhibits a negative resistance characteristic.
2. A device as claimed in
claim 1
, wherein the source and the gate have the same applied voltage.
3. A device as claimed in
claim 1
, wherein the semiconductor structure is a MOSFET structure.
4. A device as claimed in
claim 1
, wherein the structure is fabricated using silicon-on-insulator techniques.
5. A device as claimed in
claim 1
, wherein source doping is equivalent to doping in the bulk so that lateral bipolar current gain is unity.
6. A device as claimed in
claim 1
, wherein the gate is of polysilicon material and is doped with an equivalent level to that of the source.
7. A memory circuit comprising (a) a negative resistance device as claimed in any preceding claim; and (b) an element which exhibits a positive resistance characteristic connected between the bulk of the device and a terminal having a fixed potential so that two states of the memory circuit at which the current through the resistor matches that through the bulk of the device are stable states for bistable memory operation.
8. A memory circuit as claimed in
claim 7
, wherein the bias means comprises an access transistor for the bulk terminal.
9. A memory circuit as claimed in
claim 8
, wherein the source diode of the access transistor acts as the positive resistance element
10. A memory circuit as claimed in
claim 8
, wherein the access transistor is of the type having a source, a drain, a gate, and a bulk, the circuit further comprises a load transistor providing a resistive load line, and the source of the access transistor also acts as the bulk of the negative resistance device and the drain of the load transistor.
11. A memory circuit as claimed in
claim 10
, wherein said circuit is fabricated on a substrate having a conductivity type different from that of the bulk of the negative resistance device.
12. A memory circuit as claimed in
claim 10
, wherein said circuit is fabricated using Silicon On Insulator Techniques.
13. A memory circuit as claimed in
claim 7
, wherein the means of biasing the bulk of the negative resistance device are different from the means of detecting the stored potential in the memory.
14. A memory circuit as claimed in
claim 13
, wherein the means for reading the stored potential is a gain stage.
Description
FIELD OF THE INVENTION

[0001] The invention relates to electronic circuit memories.

PRIOR ART DISCUSSION

[0002] At present, the two primary volatile memory technologies in use are Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM).

[0003] Dynamic Random Access Memory (DRAM) is a volatile random-access memory that stores information as a charge on a capacitor. This capacitor leaks charge with time and hence the memory needs to be periodically refreshed by the peripheral circuitry to retain its memory content. DRAM memories cannot match the speed of the central processor unit (CPU) due to charging current limits (during memory read/write operations) and destructive reading which necessitates rewrite operation. However, DRAM is the least expensive semiconductor memory available on the market today and hence is used in most computers as the core memory. DRAM cells consist of one transistor and one capacitor.

[0004] Static Random Access Memory (SRAM) is as fast as the CPU and is capable of storing a memory state as long as power is supplied to the computer. However, this added functionality is area-intensive because SRAM memory cells consist of either four or six CMOS transistors. SRAM memories are used as high-speed cache memories in computers.

[0005] There is therefore a requirement for a memory technology which has the advantages of SRAM, but is simpler and less expensive.

[0006] One prior approach to providing such a memory involves use of such negative resistance characteristics, and U.S. Pat. No. 3,974,486 (IBM) describes a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) which exhibits two-terminal negative resistance characteristics. By virtue of a bias voltage controlled, negative resistance region, bistable action is obtained with a single device in conjunction with a resistive element. However, because the device uses the on-state of the FET where the threshold voltage of the device is exceeded to generate negative resistance, there is a standby power consumption in the order of μW for the device. Another problem is that oxide is degraded over time because of injection of a significant number of hot carriers into the oxide.

[0007] Another NRD using a bipolar structure using the reverse base current phenomenon to generate negative resistance is described in U.S. Pat. No. 5,060,194 (Sakai). However, standby power is excessive and in the order of μW to mW and this prevents this device from large scale integration. A development to this device is described in U.S. Pat. No. 5,594,683 (Chen). This uses a gated lateral bipolar device structure which reduces the power consumption in comparison with the bipolar device of Sakui. However, the standby power consumption in this device is still of the order of μW.

SUMMARY OF THE INVENTION

[0008] According to the invention, there is provided a negative resistance device comprising:

[0009] a semiconductor structure comprising a semiconductor region of one conductivity type termed the bulk, a semiconductor region of second conductivity type termed the source wholly or partially contained in the bulk region, a semiconductor region of second conductivity type termed the drain wholly or partially contained in the bulk and a gate region over at least part of the bulk and being insulated from the bulk;

[0010] a bias means comprising means for biasing the structure to exhibits negative resistance characteristics, in which:

[0011] the source and the gate region are each held at a fixed applied potential and the gate to source applied potential difference is not greater than the threshold voltage of the structure.;

[0012] the drain is held at a fixed applied potential which is of greater magnitude than both the gate applied potential and the source applied potential; and

[0013] a variable bias potential is applied to the bulk so that as it is swept towards the drain applied potential the bulk current exhibits a negative resistance characteristic.

[0014] In one embodiment, the source and the gate have the same applied voltage.

[0015] In another embodiment, the semiconductor structure is a MOSFET structure.

[0016] In a further embodiment, the structure is fabricated using silicon-on-insulator techniques.

[0017] In one embodiment, source doping is equivalent to doping in the bulk so that lateral bipolar current gain is unity.

[0018] In another embodiment, the gate is of polysilicon material and is doped with an equivalent level to that of the source.

[0019] According to another aspect, the invention provides a memory circuit comprising (a) a negative resistance device as claimed in any preceding claim; and (b) an element which exhibits a positive resistance characteristic connected between the bulk of the device and a terminal having a fixed potential so that two states of the memory circuit at which the current through the resistor matches that through the bulk of the device are stable states for bistable memory operation.

[0020] In one embodiment, the bias means comprises an access transistor for the bulk terminal.

[0021] In another embodiment, the source diode of the access transistor acts as the positive resistance element

[0022] In a further embodiment, the access transistor is of the type having a source, a drain, a gate, and a bulk, the circuit further comprises a load transistor providing a resistive load line, and the source of the access transistor also acts as the bulk of the negative resistance device and the drain of the load transistor.

[0023] In one embodiment, said circuit is fabricated on a substrate having a conductivity type different from that of the bulk of the negative resistance device.

[0024] In another embodiment, said circuit is fabricated using Silicon On Insulator Techniques.

[0025] In a further embodiment, the means of biasing the bulk of the negative resistance device are different from the means of detecting the stored potential in the memory.

[0026] Preferably, the means for reading the stored potential is a gain stage.

DETAILED DESCRIPTION OF THE INVENTION
BRIEF DESCRIPTION OF THE DRAWINGS

[0027] The invention will be more clearly understood from the following description of some embodiments thereof, given by way of example only with reference to the accompanying drawings in which:

[0028]FIG. 1(a) is a schematic elevational view showing the physical structure of a negative resistance device of the invention, and

[0029]FIG. 1(b) is a circuit representation;

[0030]FIG. 2 is a plot of the simulated negative resistance characteristics of the device with the gate and source shorted, and

[0031]FIG. 3 is a plot of the measured negative resistance characteristics of the device with the gate voltage more positive than the source voltage;

[0032]FIG. 4(a) is a diagram showing a memory circuit incorporating the device, and

[0033]FIG. 4(b) is a I-V plot showing stable memory states;

[0034]FIG. 5 is a circuit diagram of a three element,

[0035]FIG. 6 is a diagram showing a two-element SRAM, and

[0036]FIG. 7 is a diagram showing a five-element SRAM;

[0037]FIG. 8(a) is a side view of an alternative structure and

[0038] FIGS. 8(b) and 8(c) are plan views of further alternative structures.

DESCRIPTION OF THE EMBODIMENTS

[0039] Referring to FIGS. 1(a) and 1(b), a negative resistance device (NRD), of the invention comprises a MOSFET structure 1 and a bias means, not shown. In this embodiment, the device has a p-type bulk region, however, it may alternatively have an n-type bulk region with appropriate changes to the polarity of the dopants in the structure and the applied biases. Of course, for an n-type bulk region the word “positive” should be replaced with the word “negative” in the following description.

[0040] The NRD physical structure is similar to that of a MOSFET. It comprises a bulk 2 of p-type material and source (S) and drain (D) regions of n-type material fully or partially contained in the bulk. A gate region G of n type polysilicon is insulated from the bulk by a dielectric material 3 of silicon dioxide material. The gate region G extends over the source S and the bulk 2 which includes the junction between the bulk and the source regions. The structure 1 also comprises a bulk terminal 4.

[0041] As stated above, the physical structure is similar to that of as a conventional MOSFET, and therefore it may be fabricated using conventional MOSFET production techniques. This production compatibility is very advantageous, however alternative structure may be used, as described below.

[0042] The NRD differs significantly from a conventional MOSFET device in the manner in which it is biased. Put simply, the biasing scheme involves fixing each of the source S and the gate G at a voltage Vref with is a fixed fraction of a supply Vdd, and fixing the drain at Vdd. The bulk voltage is controlled so that it sweeps from approximately Vss (the most negative voltage available), through Vref, and towards Vdd.

[0043] In more detail, it is assumed that there is an external power supply which provides two voltages Vdd and Vss where Vdd is more positive than Vss and Vss may or may not be ground. The gate and the source are biased at a voltage between Vdd and Vss, in which the applied potential is called Vref, where Vref may or may not be ground. The drain is biased at Vdd and the bulk is swept from Vss to above Vref. The bulk current, as measured at the bulk terminal 4, exhibits a negative resistance characteristic as a function of the applied bulk voltage.

[0044]FIG. 2 is a plot of simulated bulk current as a function of the bulk voltage of the device, from which it will be apparent that the device exhibits negative resistance. The applied potential values are indicated in the diagram. The structure of the simulated device is a nchannel MOSFET with length of 0.4 microns, width of ten microns and oxide thickness of 8 nm. The gate and source are grounded and the drain is at a positive voltage Vdd. The source bulk barrier height at the semiconductor surface is reduced due to depletion of carriers in the bulk at the source junction edge.

[0045]FIG. 3 shown a plot of measured characteristics for a device having slightly different gate and source applied potentials.

[0046] The bulk current characteristic as a function of the bulk voltage can be divided into three main operating regions as follows, referring to FIG. 2.

[0047] Region I (Vbulk=Vss)

[0048] The bulk of the device is initially biased at a voltage called Vss (−3V) which is less positive than Vref. At this operation point, the bulk current comprises the source and drain diode reverse leakage currents. This current is mainly comprised of electrons and holes which are generated in the respective source and drain depletion regions. The electrons flow to the source and drain regions while the holes flow to the bulk electrode. As the bulk voltage becomes more positive, the reverse diode currents decrease due to a decrease in the reverse bias across the diodes.

[0049] Region II

[0050] As the bulk voltage approaches Vref and at a bulk voltage which is dependent on the various dopant levels, the device dimensions, and the applied biases, the reverse bias across the source/bulk junction becomes sufficiently small such that a diffusion current flows from the source to the bulk due to the reduced source barrier height at the surface. This diffusion current enters the drain/bulk depletion region where due to the applied high positive voltage on the drain (Vdd) and consequent high lateral electric field, impact ionization occurs. This impact ionization causes electron-hole pairs to be created. The generated holes flow to the bulk which causes the magnitude increase (more negative) in the observed bulk current shown in FIG. 2. This increase in the bulk current which corresponds with a decrease in the voltage across the source and drain diodes is termed negative resistance.

[0051] Region III (Vbulk>Vref)

[0052] When the bulk voltage is more positive than Vref, a forward biased source/bulk junction causes electrons to flow to the bulk and this counteracts the holes flowing from the drain depletion region. Hence, at some bulk voltage which is dependent on the various doping levels, the device dimensions and the applied biases, the current again decreases until the currents are balanced and no bulk current flows. In this operating region, the device operates as a forward biased lateral bipolar with a forward current gain set by the doping levels of the bulk and the source. The forward current gain is defined as the (drain) collector current divided by the (bulk) base current. This gain is directly proportional to the ratio of the doping levels in the (source) emitter and (bulk) base regions. In a typical gated lateral bipolar device, the source doping is orders of magnitude higher than the bulk doping, thus leading to a high current gain which is beneficial for bipolar action.

[0053] However, this bipolar action is disadvantageous in this device as the forward-biased source bulk diode current is multiplied by the current gain so that a current which is orders of magnitude higher flows into the drain region. This causes relatively large standby power consumption which is disadvantageous for large-scale integration.

[0054] In order to decrease the standby power consumption of the device, the source doping is set at the same magnitude as the bulk doping. In a CMOS process, this is achieved by masking the source region during the high energy source implant. This sets the lateral bipolar current gain to be approximately unity which in turn reduces the power consumption of the device by orders of magnitude.

[0055] With a high source doping, the power consumption of the device can be of the order of nW whereas decreasing the source doping to the same as the bulk doping reduces the power substantially below 1 pW for a 0.4 μm minimum feature device. This power can be further reduced by modifying the geometry of the structure which includes the geometry, doping levels and materials of each region and the permittivity and thickness of the insulator such that the surface diffusion current is minimised whilst providing sufficient current to generate the negative resistance in the bulk of the device.

[0056] The NRD has applications in many different areas of semiconductor technology. In particular, the applications include the following areas:

[0057] Memory

[0058] Microwave oscillators

[0059] Pulse generators

[0060] Amplifiers

[0061] Logic functions

[0062] Three memory circuits using the NRD are described below, All of these circuits are based on the negative resistance characteristics of the device.

[0063] Referring to FIGS. 4(a) there is illustrated a memory circuit with a p-type NRD and a resistor connected between ground and the bulk and where the gate and source of the NRD are tied to a reference voltage Vref which is between ground and the drain potential. More generally, the resistor may be any element having a positive resistance characteristic connected between the bulk and a terminal with fixed potential. The fixed potential should be equal to or less positive than the source potential for p type bulk NRD and equal to or more positive than the source potential for n-type bulk NRD. The circuit also works using n-type NRD by changing the applied biases to the NRD. The drain of the NRD is at the most negative voltage Vss and the reference voltage is between the applied drain potential and the fixed potential which may or may not be ground.

[0064] The memory shown in FIG. 4(a) is capable of two distinct stable states, A and C shown in FIG. 4(b). The operating point is determined from the resistor load-line and the NRD bulk I-V characteristic. This knowledge is used in each of the following circuits in order to realise a Static Random Access Memory cell using the NRD.

[0065]FIG. 5 shows a one transistor, one-resistor and one-NRD memory circuit 10 which allows writing and reading of two distinct voltages onto the bulk of the NRD through an access transistor Q1. These voltages are stored at that node due to a resistor R and the negative resistance operation of the NRD as described above. This memory is static and does not need refresh but the memory state needs to be rewritten after each read operation. The access transistor must have the same bulk type as the NRD in this arrangement i.e. for a p-type bulk NRD, a p type bulk access transistor (more commonly called an nchannel MOSFET) is needed.

[0066]FIG. 6 shows a one-transistor (Q1) and one NRD SRAM circuit 20 which allows writing and reading of two distinct memory states through an access transistor Q1. The load-line for the NRD is provided by the leakage current flowing through the source of the access transistor Q1. This memory is static and does not need refresh but the memory state needs to be rewritten after each read operation.

[0067]FIG. 7 shows a three-transistor (Q1-Q3) and one NRD 1 and one-resistor (R) static random access memory circuit 30 which does not require the state to be rewritten after a read. Hence, this memory is considerably faster than the previous two circuits described but at the penalty of a higher cost/bit. This memory is expected to be as fast as present-day SRAM but uses five components instead of six. The resistor may be removed and replaced by the reverse biased source diode of the access transistor Q1 as illustrated in FIG. 6.

[0068] It will be appreciated that the invention avoids the problems of the prior approaches, which use a MOSFET operating in saturation mode to supply a channel current which causes the impact ionization near the drain edge. In the nMOSFET saturation mode, part of the p-type bulk under the channel is inverted to n-type due to a high positive gate-source voltage. The surface current is very large (1 uA-1 mA) and is due to a drift mechanism. These current levels lead to high standby power consumption and inherent reliability hazard relative to the device. The reliability hazard is due to a significant number of carriers that enter the oxide and cause traps which ultimately degrades the device characteristics. In our invention, no part of the bulk is inverted and there is no formation of a channel under the gate region. The generating mechanism is due to diffusion of carriers at the surface. The standby power consumption is extremely low (pW) and consequently there is no impediment for integrating millions of such devices in a memory array. Neither is there a reliability hazard as there are no significant currents flowing in the device.

[0069] The source and gate are not necessarily shorted together, however the potential difference should not be greater than the structure threshold. The threshold of a MOSFET structure as shown in FIG. 1 and with zero back bias (reverse bias between bulk and source) is defined as the applied voltage difference between the gate and source at which the channel inverts and the drain current is primarily due to a drift mechanism. For nMOSFETs, the value of the threshold voltage is typically 0.5V whereas it is −0.5V for a pMOSFET.

[0070] With particular load-lines provided by devices such as reverse biased diodes, a stable state may not be present in Region I. Hence, Region I is not needed for the circuit to operate as a latch. In these cases, there can be two states in Region II and one state in Region III and two of these states are stable and one unstable as described above.

[0071] When integrating a number of such devices on a single substrate, the area of the individual bulk regions needs to be minimised. An advantageous technology for this purpose is Silicon on Insulator Technology, in which the devices are manufactured on an insulating substrate and the bulk of each device is totally isolated from other elements on the substrate.

[0072] In standard CMOS bulk technology, trench isolation should be used to isolate the bulk of the NRD element from other elements in the array as shown in FIG. 8(a). The depth of the bulk region should be minimised in order to reduce the depth of the trenches required. In this configuration, the substrate is of opposite type to the bulk region and should always be reverse biased in order to prevent latchup and cross-talk between NRD elements. It is noted that the trench depth exceeds the depth of the bulk region. However, this might not be possible in some particular bulk CMOS technologies and therefore the distance between the bulk regions should be sufficient such that there is no latchup or cross-talk problems. Another way to reduce the potential of latchup or crosstalk is to increase the dopings of the bulk and the substrate so as to reduce the lateral spreading of the bulk regions

[0073] An arrangement to fabricate the memory circuit of FIG. 5 such that the source of the access transistor also acts as the bulk of the NRD and the drain of a load transistor (which provides the resistive load line) is illustrated in FIG. 8(b). The substrate is of one conductivity type and the bulk of the NRD is of a second conductivity type. Of course, this arrangement applies equally well to Silicon On Insulator (SOI) technology where the substrate is insulating. In the case of the SOI implementation, the source and drain of the NRD need not be totally enclosed by the bulk of the NRD. Indeed, in the case of a fully depleted SOI, the bulk of the NRD can be totally enclosed by the source and drain regions as illustrated in FIG. 8(c).

[0074] The invention is not limited to the embodiments described, but may be varied in construction and detail within the scope of the claims. For example, the resistor R of FIGS. 5 to 7 may be replaced by any element which exhibits a positive resistance characteristic. In addition, any means for applying a potential to the bulk of the NRD can be used. The material and doping of the semiconductor regions may be varied and the insulating region may be fabricated using any insulating material and the gate region may be of conducting or semiconducting material

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6512274Jun 22, 2000Jan 28, 2003Progressant Technologies, Inc.CMOS-process compatible, tunable NDR (negative differential resistance) device and method of operating same
US6559470Dec 21, 2001May 6, 2003Progressed Technologies, Inc.Negative differential resistance field effect transistor (NDR-FET) and circuits using the same
US6567292Jun 28, 2002May 20, 2003Progressant Technologies, Inc.Negative differential resistance (NDR) element and memory with reduced soft error rate
US6594193Dec 21, 2001Jul 15, 2003Progressent Technologies, Inc.Charge pump for negative differential resistance transistor
US6596617Jun 22, 2000Jul 22, 2003Progressant Technologies, Inc.CMOS compatible process for making a tunable negative differential resistance (NDR) device
US6664601Nov 18, 2002Dec 16, 2003Progressant Technologies, Inc.Method of orperating a dual mode FET & logic circuit having negative differential resistance mode
US6680245Aug 30, 2002Jan 20, 2004Progressant Technologies, Inc.Method for making both a negative differential resistance (NDR) device and a non-NDR device using a common MOS process
US6686267Nov 18, 2002Feb 3, 2004Progressant Technologies, Inc.Method for fabricating a dual mode FET and logic circuit having negative differential resistance mode
US6686631Dec 10, 2002Feb 3, 2004Progressant Technologies, Inc.Negative differential resistance (NDR) device and method of operating same
US6693027Nov 18, 2002Feb 17, 2004Progressant Technologies, Inc.Method for configuring a device to include a negative differential resistance (NDR) characteristic
US6700155Sep 23, 2002Mar 2, 2004Progressent Technologies, Inc.Charge trapping device and method for implementing a transistor having a configurable threshold
US6724024Nov 18, 2002Apr 20, 2004Progressant Technologies, Inc.Field effect transistor pull-up/load element
US6724655Dec 21, 2001Apr 20, 2004Progressant Technologies, Inc.Memory cell using negative differential resistance field effect transistors
US6727548Nov 18, 2002Apr 27, 2004Progressant Technologies, Inc.Negative differential resistance (NDR) element and memory with reduced soft error rate
US6754104Dec 21, 2001Jun 22, 2004Progressant Technologies, Inc.Insulated-gate field-effect transistor integrated with negative differential resistance (NDR) FET
US6795337Jun 28, 2002Sep 21, 2004Progressant Technologies, Inc.Negative differential resistance (NDR) elements and memory device using the same
US6847562Jun 28, 2002Jan 25, 2005Progressant Technologies, Inc.Enhanced read and write methods for negative differential resistance (NDR) based memory device
US6853035Apr 26, 2004Feb 8, 2005Synopsys, Inc.Negative differential resistance (NDR) memory device with reduced soft error rate
US6861707Apr 26, 2004Mar 1, 2005Progressant Technologies, Inc.Negative differential resistance (NDR) memory cell with reduced soft error rate
US6864104Aug 8, 2002Mar 8, 2005Progressant Technologies, Inc.Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects
US6894327Apr 19, 2004May 17, 2005Progressant Technologies, Inc.Negative differential resistance pull up element
US6912151Jun 28, 2002Jun 28, 2005Synopsys, Inc.Negative differential resistance (NDR) based memory device with reduced body effects
US6913931Oct 3, 2002Jul 5, 20053M Innovative Properties CompanyDevices, methods and systems for low volume microarray processing
US6933548Apr 19, 2004Aug 23, 2005Synopsys, Inc.Negative differential resistance load element
US6956262Apr 19, 2004Oct 18, 2005Synopsys Inc.Charge trapping pull up element
US6969894Jan 14, 2004Nov 29, 2005Synopsys, Inc.Variable threshold semiconductor device and method of operating same
US6972465Jan 15, 2004Dec 6, 2005Progressant Technologies, Inc.CMOS process compatible, tunable negative differential resistance (NDR) device and method of operating same
US6990016Jul 2, 2004Jan 24, 2006Progressant Technologies, Inc.Method of making memory cell utilizing negative differential resistance devices
US7012842Dec 9, 2004Mar 14, 2006Progressant Technologies, Inc.Enhanced read and write methods for negative differential resistance (NDR) based memory device
US7015536Nov 4, 2004Mar 21, 2006Progressant Technologies, Inc.Charge trapping device and method of forming the same
US7016224Jul 2, 2004Mar 21, 2006Tsu-Jae KingTwo terminal silicon based negative differential resistance device
US7060524Oct 15, 2004Jun 13, 2006Progressant Technologies, Inc.Methods of testing/stressing a charge trapping device
US7067873Jan 7, 2004Jun 27, 2006Progressant Technologies, Inc.Charge trapping device
US7095659Oct 3, 2005Aug 22, 2006Progressant Technologies, Inc.Variable voltage supply bias and methods for negative differential resistance (NDR) based memory device
US7098472Sep 15, 2005Aug 29, 2006Progressant Technologies, Inc.Negative differential resistance (NDR) elements and memory device using the same
US7109078Jan 8, 2004Sep 19, 2006Progressant Technologies, Inc.CMOS compatible process for making a charge trapping device
US7113423Jan 28, 2005Sep 26, 2006Progressant Technologies, Inc.Method of forming a negative differential resistance device
US7186619Jun 14, 2004Mar 6, 2007Synopsys, Inc.Insulated-gate field-effect transistor integrated with negative differential resistance (NDR) FET
US7186621 *Jan 28, 2005Mar 6, 2007Progressant Technologies, Inc.Method of forming a negative differential resistance device
US7187028Jan 13, 2005Mar 6, 2007Synopsys, Inc.Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects
US7220636Nov 4, 2004May 22, 2007Synopsys, Inc.Process for controlling performance characteristics of a negative differential resistance (NDR) device
US7254050Nov 1, 2004Aug 7, 2007Synopsys, Inc.Method of making adaptive negative differential resistance device
US7453083Aug 8, 2005Nov 18, 2008Synopsys, Inc.Negative differential resistance field effect transistor for implementing a pull up element in a memory cell
US7557009Apr 4, 2007Jul 7, 2009Synopsys, Inc.Process for controlling performance characteristics of a negative differential resistance (NDR) device
US7902611 *Nov 27, 2007Mar 8, 2011Altera CorporationIntegrated circuit well isolation structures
US7995380Oct 13, 2008Aug 9, 2011Synopsys, Inc.Negative differential resistance pull up element for DRAM
Classifications
U.S. Classification365/159
International ClassificationG11C5/14, G11C11/39
Cooperative ClassificationG11C11/39, G11C2211/5614, G11C5/142
European ClassificationG11C5/14C, G11C11/39
Legal Events
DateCodeEventDescription
Dec 22, 2009FPExpired due to failure to pay maintenance fee
Effective date: 20091030
Oct 30, 2009LAPSLapse for failure to pay maintenance fees
May 11, 2009REMIMaintenance fee reminder mailed
May 2, 2005FPAYFee payment
Year of fee payment: 4
Oct 23, 2001ASAssignment
Owner name: NATIONAL UNIVERSITY OF IRELAND, CORK, IRELAND
Free format text: CORRECTIVE DOCUMENT REEL 011396 FRAME 0399;ASSIGNORS:DUANE, RUSSELL;MATHEWSON, ALAN;CONCANNON, ANN;REEL/FRAME:012278/0900;SIGNING DATES FROM 20001208 TO 20001218
Owner name: NATIONAL UNIVERSITY OF IRELAND, CORK COLLEGE ROAD
Owner name: NATIONAL UNIVERSITY OF IRELAND, CORK COLLEGE ROADC
Free format text: CORRECTIVE DOCUMENT REEL 011396 FRAME 0399;ASSIGNORS:DUANE, RUSSELL /AR;REEL/FRAME:012278/0900;SIGNING DATES FROM 20001208 TO 20001218
Dec 22, 2000ASAssignment
Owner name: NATIONAL UNIVERSITY OF IRELAND, CORK, IRELAND
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DUANE, RUSSELL;MATHEWSON, ALAN;CONCANNON, ANN;REEL/FRAME:011396/0399;SIGNING DATES FROM 20001208 TO 20001218
Owner name: NATIONAL UNIVERSITY OF IRELAND, CORK COLLEGE ROAD