Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010006239 A1
Publication typeApplication
Application numberUS 09/739,371
Publication dateJul 5, 2001
Filing dateDec 19, 2000
Priority dateDec 30, 1999
Also published asCN1173407C, CN1302086A, US6423554
Publication number09739371, 739371, US 2001/0006239 A1, US 2001/006239 A1, US 20010006239 A1, US 20010006239A1, US 2001006239 A1, US 2001006239A1, US-A1-20010006239, US-A1-2001006239, US2001/0006239A1, US2001/006239A1, US20010006239 A1, US20010006239A1, US2001006239 A1, US2001006239A1
InventorsBee-Lyong Yang, Seaung-Suk Lee, Suk-Kyoung Hong, Nam-Soo Kang
Original AssigneeBee-Lyong Yang, Seaung-Suk Lee, Suk-Kyoung Hong, Nam-Soo Kang
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device having a capacitor and method for the manufacture thereof
US 20010006239 A1
Abstract
A semiconductor device for use in a memory cell including an active matrix provided with a transistor and a first insulating layer formed around the transistor; a capacitor structure formed on top of the first insulating layer, composed of a bottom electrode, a capacitor thin film placed on top of the bottom electrode and a top electrode formed on top of the capacitor thin film; a second insulating layer formed on top of the transistor and the capacitor structure; a metal interconnection formed on top of the second insulating layer and the active matrix to electrically connect the transistor to the capacitor structure; and a hydrogen barrier layer formed on top of the metal interconnection.
Images(5)
Previous page
Next page
Claims(17)
What is claimed is:
1. A semiconductor device for use in a memory cell, comprising:
an active matrix provided with a transistor and a first insulating layer formed around the transistor;
a capacitor structure, formed on top of the first insulating layer, composed of a bottom electrode, a capacitor thin film placed on top of the bottom electrode and a top electrode formed on top of the capacitor thin film;
a second insulating layer formed on top of the transistor and the capacitor structure;
a metal interconnection formed on top of the second insulating layer and the active matrix to electrically connect the transistor to the capacitor structure; and
a hydrogen barrier layer formed on top of the metal interconnection.
2. The semiconductor device of
claim 1
, further comprising:
a TiN adhesion layer for connecting the Ti metal interconnection and the top electrode, formed on top of the top electrode; and
a passivation layer formed on top of the metal interconnection by using a plasma enhanced CVD in a hydrogen rich ambient.
3. The semiconductor device of
claim 1
, wherein the hydrogen barrier layer is a double layer provided with a tetra-ethyl-ortho-silicate (TEOS)-SiO2 layer and a titanium (Ti) metal layer.
4. The semiconductor device of
claim 3
, wherein a thickness of the TEOS-SiO2 layer is at least 50 nm.
5. The semiconductor device of
claim 3
, wherein the thickness of the Ti metal layer is at least 20 nm.
6. The semiconductor device of
claim 1
, wherein the hydrogen barrier layer covers the capacitor structure sufficiently to protect the device from hydrogen damage.
7. The semiconductor device of
claim 1
, wherein the capacitor thin film is made of a ferroelectric material selected from the group consisting of SBT (SrBiTaOx), and PZT (PbZrTiOx).
8. The semiconductor device of
claim 2
, wherein the passivation layer is made of undoped silicate glass (USG) and Si3N4.
9. A method for manufacturing a semiconductor device for use in a memory cell, the method comprising the steps of:
a) preparing an active matrix provided with a transistor and a first insulating layer formed around the transistor;
b) forming a capacitor structure on top of the first insulating layer, wherein the capacitor structure includes a capacitor thin film made of a ferroelectric material;
c) forming a second insulating layer on top of the capacitor and transistor structure;
d) forming a metal interconnection layer and patterning the metal interconnection into a predetermined configuration to electrically connect the transistor to the capacitor structure; and
e) forming a hydrogen barrier layer on top of the metal interconnection.
10. The method of
claim 9
, further comprising a step of C-1) forming a TiN adhesion layer on top of the capacitor structure for connecting the metal interconnection layer to a top electrode of said capacitor structure.
11. The method of
claim 9
, further comprising a step of e-1) forming a passivation layer on top of the metal interconnection layer by using a plasma enhanced CVD in a hydrogen rich atmosphere.
12. The method of
claim 9
, wherein the hydrogen barrier layer is formed in a double layer including a TEOS-SiO2 layer and a Ti metal layer.
13. The method of
claim 12
, wherein a thickness of the TEOS-SiO2 layer is at least 50 nm.
14. The method of
claim 12
, wherein a thickness of the Ti metal layer is at least 20 nm.
15. The method of
claim 9
, wherein the hydrogen barrier layer covers the capacitor structure sufficiently to protect the device from hydrogen damage.
16. The method of
claim 9
, wherein the capacitor thin film is made of a ferroelectric material selected from a group consisting of SBT (SrBiTaOx) and PZT (PbZrTiOx).
17. The semiconductor device of
claim 2
, wherein the passivation layer is made of undoped silicate glass (USG) and Si3N4.
Description
FIELD OF THE INVENTION

[0001] The present invention relates to a semiconductor device; and, more particularly, to a semiconductor device having a capacitor structure for use in a memory cell and a method for the manufacture thereof.

DESCRIPTION OF THE PRIOR ART

[0002] As is well known, a dynamic random access memory (DRAM) with a memory cell comprised of a transistor and a capacitor has a higher degree of integration mainly by down-sizing through micronization. However, there is still a demand for downsizing the area of the memory cell.

[0003] To meet this demand, several methods have been proposed, such as a trench type or a stack type capacitor, which is arranged three-dimensionally in a memory device to reduce the cell area available to the capacitor. However, the process of manufacturing a three-dimensionally arranged capacitor is a long and tedious one and consequently incurs high manufacturing costs. Therefore, there is a strong demand for a new memory device that can reduce the cell area while securing a requisite volume of information without requiring complex manufacturing steps.

[0004] DRAM devices employ a high dielectric material as a capacitor thin film, such as barium strontium titanate (BST) and tantalum oxide (Ta2O5), to meet the demand. While DRAM is small, inexpensive, fast, and expends little power, DRAM memory has problems in that it is volatile and has to be refreshed many times each second.

[0005] In an attempt to solve the above problem of DRAM, there have been proposed a ferroelectric random access memory (FeRAM) where a capacitor thin film with ferroelectric properties such as strontium bismuth tantalate (SBT) and lead zirconate titanate (PZT) is used for a capacitor in place of a conventional silicon oxide film or a silicon nitride film. FeRAM has a non-volatile property due to remnant polarization of a ferroelectric material and it can operate at lower voltages.

[0006] In manufacturing a memory device such as DRAM and FeRAM, there is a step of forming a passivation layer on top of a metal interconnection layer, for protecting the semiconductor device from exposure to detrimental environmental factors such as moisture, particles or the like. The passivation layer is formed by using a method such as plasma enhanced chemical vapor deposition (PECVD) in hydrogen rich ambient. However, during the passivation process, the hydrogen gas generated by the PECVD process degrades the capacitor of the memory cell. That is, the hydrogen gas and ions penetrate to a top electrode and a side of the capacitor, reaching to the capacitor thin film and reacting with oxygen atoms constituting the ferroelectric material of the capacitor thin film. These problems, therefore, tend to make it difficult to obtain the desired reproducibility, reliability and yield in fabricating the memory cell.

SUMMARY OF THE INVENTION

[0007] It is, therefore, an object of the present invention to provide a semiconductor device incorporating therein a double hydrogen barrier layer provided with a titanium (Ti) layer and a tetra-ethyl-ortho-silicate (TEOS) oxide layer to protect a capacitor from hydrogen damage after forming a metal interconnection.

[0008] It is another object of the present invention to provide a method for manufacturing a semiconductor device incorporating the double hydrogen barrier layer therein to protect a capacitor from hydrogen damage during the formation of a passivation layer.

[0009] In accordance with one aspect of the present invention, there is provided a semiconductor device for use in a memory cell, including: an active matrix provided with a transistor and a first insulating layer formed around the transistor; a capacitor structure, formed on top of the first insulating layer, composed of a bottom electrode, a capacitor thin film placed on top of the bottom electrode and a top electrode formed on top of the capacitor thin film; a second insulating layer formed on top of the transistor and the capacitor structure; a metal interconnection formed on top of the second insulating layer and the active matrix to electrically connect the transistor to the capacitor structure; and a hydrogen barrier layer formed on top of the metal interconnection.

[0010] In accordance with another aspect of the present invention, there is provided a method for manufacturing a semiconductor device for use in a memory cell, the method comprising steps of: a) preparing an active matrix provided with a transistor and a first insulating layer formed around the transistor; b) forming a capacitor structure on top of the first insulating layer, with the capacitor structure including a capacitor thin film made of a ferroelectric material; c) forming a second insulating layer on top of the capacitor and transistor structure; d) forming a metal interconnection layer and patterning the metal interconnection into a predetermined configuration to electrically connect the transistor to the capacitor structure; and e) forming a hydrogen barrier layer on top of the metal interconnection.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The above and other objects and features of the present invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:

[0012]FIG. 1 is a cross sectional view setting forth a semiconductor device in accordance with a preferred embodiment of the present invention; and

[0013]FIGS. 2A to 2G are schematic cross sectional views setting forth a method for the manufacture of the semiconductor memory device in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0014] There are provided in FIG. 1 and FIGS. 2A to 2G cross sectional views of a semiconductor device 100 for use in a memory cell and cross sectional views setting forth a method for the manufacture thereof in accordance with a preferred embodiment of the present invention. It should be noted that like parts appearing in FIG. 1 and FIGS. 2A to 2G are represented by like reference numerals.

[0015] In FIG. 1, there is provided a cross sectional view of the inventive semiconductor device 100 including an active matrix 110, a capacitor structure 150, a second insulating layer 126, a bit line 134, a metal interconnection 136, and a double hydrogen barrier layer 142 provided with a tetra-ethyl-ortho-silicate (TEOS) SiO2 layer 138 and a Ti metal layer 140.

[0016] In addition, a passivation layer 144 is formed on top of the bit line 134, the Ti metal layer 140 and the second insulating layer 126 by using a plasma enhanced chemical vapor deposition (PECVD) technique, which is carried out at high temperature, e.g., 320 to 400 C., in hydrogen rich ambient. In the semiconductor device 100, the bit line 134 is electrically connected to a diffusion region 106A and a top electrode of the capacitor structure 150 is electrically connected to another diffusion region 106B through the metal interconnection 136, wherein the bit line 134 and the metal interconnection 136 are electrically disconnected from each other. A bottom electrode of the capacitor structure 150 may be connected to a plate line (not shown) to apply a common constant potential thereto. Further, between the bottom and the top electrodes, there is a capacitor thin film made of a ferroelectric material such as SBT (SrBiTaOx), PZT (PbZrTiOx) or the like. Here, a reference numeral 125 denotes a TiN adhesion layer formed on the top electrode, for enhancing the connection between the top electrode and the metal interconnection 136. Here, the double hydrogen barrier 142 layer plays a role in preventing the capacitor of the semiconductor device 100 from being degraded by hydrogen penetration thereinto, because the diffusion velocities of hydrogen atoms markedly decrease in Ti metal.

[0017]FIGS. 2A to 2G are schematic cross sectional views setting forth the method for manufacture of a semiconductor memory device 100 in accordance with the preferred embodiment of the present invention.

[0018] The process for manufacturing the semiconductor device 100 begins with the preparation of an active matrix 110 including a semiconductor substrate 102, an isolation region 104, diffusion regions 106A, 106B a gate oxide 112, a gate line 113, a spacer 114 and a first insulating layer 116, as shown in FIG. 2A. One of the diffusion regions serves as a source and the other diffusion region serves as a drain. The first insulating layer 116 is made of a material such as boron-phosphor-silicate glass (BPSG) or medium temperature oxide (MTO) or the like.

[0019] Thereafter, a buffer layer 118, e.g., made of Ti or TiOx, is formed on top of the first insulating layer 116 with a thickness ranging from 50 to 250 nm. A first metal layer 120, a dielectric layer 122 and a second metal layer 124 are substantially formed on top of the buffer layer 118. In the preferred embodiment, the dielectric layer 122 is made of a ferroelectric material such as strontium bismuth tantalate (SBT), lead zirconate titanate (PZT) or the like and is formed by using a method such as a spin coating, or a chemical vapor deposition (CVD).

[0020] In an ensuing step as shown in FIG. 2B, the second metal layer 124 is patterned into a first predetermined configuration to obtain a top electrode 124A and a capacitor thin film 122A. The dielectric layer 122, the first metal layer 120 and the buffer layer 118 are then patterned into a second predetermined configuration to obtain a capacitor thin film 122A and a bottom electrode structure, thereby forming a capacitor structure 150 having a buffer 118A, a bottom electrode 120A, a capacitor thin film 122A and a top electrode 124A. It is preferable that the bottom electrode 120A have a size different from that of the top electrode 124A in order to form a plate line (not shown) during the following processes.

[0021] In a next step as shown in FIG. 2C, a second insulating layer 126, made of a material such as BPSG, MTO or double layer consisting of BPSG and tetra-ethyl-ortho-silicate (TEOS)-based oxide, is formed on top of the capacitor structure 150 and the first insulating layer 116 by using a method such as CVD. The second insulating layer 126 is flattened by means of a BPSG flow process or chemical mechanical polishing (CMP), as shown in FIG. 2C.

[0022] In an ensuing step, a first opening 128 and a second opening 130 are formed at positions over the diffusion regions 106A, 106B through the second and the first insulating layers, 126, 116 respectively, by using a method such as a photolithography and a plasma etching, e.g., reactive ion etching (RIE). A third opening 132 is formed at a position over the capacitor structure 150 through the second insulating layer 126 by using a method such as photolithography and plasma etching. Finally, a TiN layer 125 is formed on the top electrode 124A of the capacitor structure 150 through the third opening 132, for enhancing the connection between the top electrode 124A and a metal interconnection 136, as shown in FIG. 2E. But, the TiN layer 125 may be omitted.

[0023] Thereafter, the metal interconnection layer 136, which may be made of Ti/Ti/Al, is formed over the entire surface including the interiors of the openings 128, 130, 132 and is patterned into a third configuration to form a bit line 134 and a metal interconnection 136, as shown in FIG. 2E. A TEOS-SiO2 layer 138 and a Ti metal layer 140 are then formed on top of the metal interconnection 136, and patterned into the third predetermined configuration, as shown in FIG. 2F. Here, the TEOS-SiO2 layer 138 and the Ti metal layer 140 are formed by using a method such as CVD or PVD, wherein the thickness of the TEOS-SiO2 layer 138 and the Ti metal layer 140 are at least 50 nm and 20 nm, respectively. It is noted that the double hydrogen barrier layer 142 should cover the capacitor structure sufficiently to protect the capacitor structure 150 effectively from hydrogen damage induced from a post passivation process.

[0024] Finally, a passivation layer 144, which may be made of an undoped silicate glass (USG) and Si3N4, is formed on top of the metal interconnection 136 and the second insulating layer 126 by using a method such as PECVD to protect the semiconductor device 100 from exposure to detrimental environmental factors such as moisture, particles or the like, as shown in FIG. 2F. This passivation process is carried out at a high temperature, e.g., 320400 C., in hydrogen rich ambient.

[0025] By structuring the semiconductor device 100 of the present invention as aforementioned, it is possible to prevent the capacitor structure 150 from being damaged by hydrogen penetration thereinto. That is, by means of the formation of the double hydrogen barrier layer 142 provided with the TEOS-SiO2 layer 138 and the Ti metal layer 140, hydrogen damage is effectively avoided because diffusion velocities of hydrogen atoms are remarkably decreased in the Ti metal.

[0026] While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6717198 *Sep 25, 2002Apr 6, 2004Matsushita Electric Industrial Co., Ltd.Miniturization while preventing hydrogen from invading capacitor dielectric film
US6794199Jan 5, 2004Sep 21, 2004Matsushita Electric Industrial Co., Ltd.Ferroelectric memory and method for fabricating the same
US6914283Nov 26, 2002Jul 5, 2005Oki Electric Industry Co., Ltd.Semiconductor element
US6972449Sep 17, 2004Dec 6, 2005Matsushita Electric Industrial Co., Ltd.Ferroelectric memory having a hydrogen barrier film which continuously covers a plurality of capacitors in a capacitor line
US7166889Mar 26, 2003Jan 23, 2007Kabushiki Kaisha ToshibaSemiconductor memory device having a gate electrode and a method of manufacturing thereof
US7190015 *Jun 29, 2004Mar 13, 2007Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the same
CN100514653CFeb 28, 2003Jul 15, 2009株式会社东芝Nonvolatile semiconductor storage device and its making method
Classifications
U.S. Classification257/296, 257/E21.279, 257/751, 257/E27.104, 438/3, 438/396, 438/643, 438/253, 257/E21.664, 257/E21.274, 257/E21.009, 257/E21.649
International ClassificationH01L21/8242, H01L27/115, H01L21/316, H01L21/02, H01L27/105, H01L21/8246
Cooperative ClassificationH01L28/55, H01L21/02164, H01L27/11507, H01L27/11502, H01L21/31604, H01L21/31612, H01L27/10855, H01L21/02263
European ClassificationH01L28/55, H01L21/02K2C1L5, H01L21/02K2E3B, H01L21/316B2B, H01L21/316B, H01L27/115C, H01L27/115C4
Legal Events
DateCodeEventDescription
Jan 9, 2014FPAYFee payment
Year of fee payment: 12
Jan 7, 2010FPAYFee payment
Year of fee payment: 8
Dec 30, 2005FPAYFee payment
Year of fee payment: 4
Dec 19, 2000ASAssignment
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, BEE-YONG;LEE, SEAUNG-SUK;HONG, SUK-KYOUNG;AND OTHERS;REEL/FRAME:011383/0759
Effective date: 20001205
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. SAN 136-1