Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010010962 A1
Publication typeApplication
Application numberUS 09/822,438
Publication dateAug 2, 2001
Filing dateMar 30, 2001
Priority dateApr 28, 1999
Also published asUS6228730
Publication number09822438, 822438, US 2001/0010962 A1, US 2001/010962 A1, US 20010010962 A1, US 20010010962A1, US 2001010962 A1, US 2001010962A1, US-A1-20010010962, US-A1-2001010962, US2001/0010962A1, US2001/010962A1, US20010010962 A1, US20010010962A1, US2001010962 A1, US2001010962A1
InventorsTung-Po Chen, Jih-Wen Chou
Original AssigneeTung-Po Chen, Jih-Wen Chou
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of fabricating field effect transistor
US 20010010962 A1
Abstract
A method of fabricating a field effect transistor, wherein a substrate with a gate is provided. A liner oxide layer and a first spacer are formed adjacent to the sides of the gate. An epitaxial silicon layer is formed at both sides of the gate in the substrate, while a shallow source/drain (S/D) extension junction is formed in the substrate below the epitaxial silicon layer. An oxide layer and a second spacer are formed to be closely connected to the first spacer and form the S/D region below the epitaxial silicon layer. A part of the epitaxial silicon layer is then transformed into a metal silicide layer, so as to complete the process of the field effect transistor.
Images(2)
Previous page
Next page
Claims(17)
What is claimed is:
1. A method of fabricating a field effect transistor, comprising steps of:
providing a substrate comprising a gate thereon, wherein the gate includes a dielectric layer on the substrate and an electrode on the dielectric layer;
forming a liner oxide layer adjacent to and covering a sidewall of the gate;
forming a first spacer adjacent to the liner oxide layer;
forming an epitaxial silicon layer aside of the first spacer on the substrate;
forming a shallow source/drain (S/D) extension junction in the substrate below the epitaxial silicon layer;
forming a second spacer covering the first spacer;
forming a S/D region aside of the second spacer in the substrate below the epitaxial silicon layer; and
transforming a part of the epitaxial silicon layer into a metal silicide layer.
2. The fabricating method of
claim 1
, wherein the method of forming the epitaxial silicon layer includes chemical vapor deposition (CVD).
3. The fabricating method of
claim 1
, wherein the epitaxial silicon layer includes SiGe.
4. The fabricating method of
claim 1
, wherein the method of forming the shallow S/D extension junction includes implantation of ions whose conductivity is different from that of the substrate.
5. The fabricating method of
claim 1
, wherein the first spacer includes a nitride layer.
6. The fabricating method of
claim 1
, wherein the thickness of the liner oxide layer is about 50-200 Å.
7. The fabricating method of
claim 1
, wherein the thickness of the first spacer is about 50-200 Å.
8. The fabricating method of
claim 1
, wherein the method of forming the liner oxide layer and the first spacer includes anisotropic etching.
9. The fabricating method of
claim 1
, wherein the thickness of the oxide layer is about 50-300 Å.
10. The fabricating method of
claim 1
, wherein the thickness of the second spacer is about 200-1500 Å.
11. The fabricating method of
claim 1
, wherein the method of transforming the epitaxial silicon layer into the metal silicide layer includes:
forming a metal layer to cover the epitaxial silicon layer;
performing a high temperature thermal process to produce a nitridation reaction between the metal layer and the epitaxial silicon layer; and
removing the remaining metal layer.
12. A method of fabricating a metal silicide, comprising steps of:
providing a substrate;
forming an epitaxial silicon layer on the substrate;
forming a shallow S/D extension junction in the substrate below the epitaxial silicon layer;
forming a S/D region in the substrate below the epitaxial silicon layer; and
transforming a part of the epitaxial silicon layer into a metal silicide layer.
13. The fabricating method of
claim 12
, wherein the method of forming the epitaxial silicon layer includes chemical vapor deposition (CVD).
14. The fabricating method of
claim 12
, wherein the method of forming the shallow S/D extension junction includes implantation of ions whose conductivity is different from that of the substrate.
15. The fabricating method of
claim 12
, wherein the method of transforming the epitaxial silicon layer into the metal silicide layer includes:
forming a metal layer to cover the epitaxial silicon layer;
performing a high temperature thermal process to produce a nitridation reaction between the metal layer and the epitaxial silicon layer; and
removing the remaining metal layer.
16. A method of fabricating a field effect transistor, comprising steps of:
providing a substrate comprising a gate thereon;
forming a liner oxide layer on a sidewall of the gate;
forming a first spacer on the liner oxide layer;
forming an epitaxial silicon layer on the substrate aside of the first spacer;
performing a first ion implantation on the substrate with the gate and the first spacer as a mask;
forming a second spacer covering the first spacer;
performing a second ion implantation on the substrate with the first spacer, the second spacer and the gate as a mask;
forming a metal layer over the substrate; and
transforming the metal layer and at least a part of the epitaxial silicon layer into a metal silicide layer.
17. The fabricating method of
claim 16
, wherein the first ion implantation step is performed with an ion concentration lighter than an ion concentration of the second ion implantation step.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of Invention
  • [0002]
    The present invention relates to a method of fabricating a field effect transistor. More particularly, the present invention relates to a method of fabricating a field effect transistor with a shallow junction.
  • [0003]
    2. Description of Related Art
  • [0004]
    The field effect transistor is one of the most important electrical devices in the integrated circuit. As the size of the semiconductor device is reduced, many improvements have also been made in the steps for fabricating the transistor.
  • [0005]
    Conventionally, the process of fabricating a transistor is to form, after a gate is formed on a substrate, a lightly doped drain (LDD) in a substrate of a gate. Spacers are formed adjacent to both sides of the gate, while an ion implantation step is preformed with the spacers serving as the mask to form a source/drain (S/D) region in the substrate. A plug is formed for conduction so that the gate, source, and drain of the transistor are connected to the circuits. As the material of the plug is typically a metal conductor, and conduction between the source/drain region and the plug is not as perfect as expected. To improve the conduction between the plug and the S/D region, a metal silicide is usually formed on the surface of the S/D region.
  • [0006]
    The metal silicide is typically formed by a self-aligned silicide (salicide) process. A metal layer is formed to cover the gate and the S/D region after the S/D region is formed. A high temperature thermal process is then performed to produce a reaction between the metal layer and the silicon in the S/D region. As a result, a metal silicide is formed to reduce sheet resistance in the S/D region.
  • [0007]
    However, there are some problems associated with this method for forming the metal silicide. For example, the metal layer reacts with the silicon in the S/D region during metal silicide formation. A part of the structure in the S/D region is then damaged, causing problems of a direct contact between the metal silicide and the substrate and thus a failure of the device.
  • SUMMARY OF THE INVENTION
  • [0008]
    The present invention provides a method of fabricating a field effect transistor. A thicker metal silicide is formed as a contact in the S/D region to reduce a sheet resistance of the S/D region, while ensuring the integrity of the S/D region so as to improve the performance of the field effect transistor.
  • [0009]
    The invention provides a method of fabricating a field effect transistor. A substrate with a gate is provided in the invention, wherein the gate includes a dielectric layer and an electrode. A liner oxide and a first spacer are formed adjacent to sidewalls of the gate. An epitaxial silicon layer is then formed on the first spacer on the substrate. With the gate and the first spacer serving as the mask, an ion implantation step is performed to form a shallow S/D extension junction in the substrate below the epitaxial silicon layer. An oxide layer and a second spacer are formed adjacent to the first spacer. With the gate, the first spacer, and the second spacer serving as the mask, a further ion implantation step is performed to form the S/D region in the substrate. A self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the second spacer into the metal silicide, thus completing the process of the field effect transistor.
  • [0010]
    The invention includes a feature to form an epitaxial silicon layer at both sides of the first spacer on the substrate before forming the shallow S/D) extension junction. This epitaxial silicon layer provides enough silicon atoms consumed for forming the metal silicide in the subsequent step. As a result, the shallow S/D extension junction and the S/D region are not damaged by the nitridation reaction and a thinner shallow S/D extension junction is formed. Furthermore, since the shallow S/D extension junction is not formed when the epitaxial silicon layer is formed, the high temperature during the epitaxial silicon layer formation does not cause a diffusion of the doped ions in the shallow S/D extension junction.
  • [0011]
    In addition, this epitaxial silicide layer also allows the formation of a thicker metal silicide on the S/D region. The thicker metal silicide can reduce the sheet resistance of the S/D region, so as to improve the effectiveness of the field effect transistor and its operating speed.
  • [0012]
    It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0013]
    The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
  • [0014]
    [0014]FIGS. 1A to 1E are cross-sectional diagrams showing the process flow of fabricating a field effect transistor according to the preferred embodiment.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0015]
    Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • [0016]
    Referring to FIG. 1A, a dielectric layer 202 is formed on a substrate 200. An electrode 204 is formed on the dielectric layer 202, wherein the dielectric layer 202 and the electrode 204 constitute a gate 206. A liner oxide layer 208 and a first spacer 210 are formed to be adjacent to the sidewall of the electrode 204. The liner oxide layer 208 and the first spacer 210 are formed, in this case, by forming a liner oxide layer 208 conformal to the gate 206 on the substrate 200. A nitride layer is then formed on the liner oxide layer 208 and an anisotropic etching is performed, leaving the liner oxide layer 208 and the first spacer 210 that are adjacent to sides of the gate 206. The thickness of the liner oxide layer 208 is preferably about 50-200 Å, while the thickness of the first spacer 210 is preferably about 50-400 Å.
  • [0017]
    The function of the first spacer 210 is to elongate the channel in the transistor. This is because a shallow S/D extension junction 214 (shown in FIG. 1B) formed by the ion implantation in the subsequent step is affected by the first spacer 210 and is isolated from the gate 206 by a further distance. This prevents the problem of stacking the gate 206 and a S/D region 220 (shown in FIG. 1D) into the capacitor. However, the function of the liner oxide layer 208 is to reduce stress between the first spacer 210 and the gate 206.
  • [0018]
    Referring to FIG. 1, an epitaxial silicon layer 212 is formed at both sides of the first spacer 210 on the substrate 200 and on top of the electrode 204. The epitaxial silicon layer is formed in this case by chemical vapor deposition (CVD), while the material of the epitaxial silicon layer includes SiGe. A shallow S/D extension junction is then formed at both sides of the first spacer 210 in the substrate 200 below the epitaxial silicon layer 212. With the gate 206, the liner oxide layer 208, and the first spacer serving as the mask, the shallow S/D extension junction in this case is formed by implanting the substrate 200 with ions whose conductivity is different from that of the substrate 200.
  • [0019]
    Referring to FIG. 1C, an oxide layer 216 and a second spacer 218 are formed adjacent to the sides of the first spacer 210. The oxide layer 216 and the second spacer 218 are formed by forming a oxide layer 216 to cover the surface of the epitaxial silicon layer 212 and the first spacer 210. A nitride layer is then formed to cover the oxide layer 216, while an anisotropic etching is performed to remove a part of the oxide layer 216 and a nitride layer, leaving the oxide layer 216 and the second spacer 218 at the sides of the first spacer 210. The thickness of the oxide layer 216 is preferably about 50-300 Å, while the thickness of the second spacer 218 is about 200-1500 Å.
  • [0020]
    Referring to FIG. 1D, a further ion implantation is performed to form a S/D region at both sides of the second spacer 218 in the substrate below the epitaxial silicon layer 212, with the gate 206 and the second spacer 218 serving as the mask.
  • [0021]
    Referring to FIG. 1E, a self-aligned silicide process is performed to transform the epitaxial silicon layer at both sides of the second spacer 218 into a metal silicide layer 222, completing the process of the field effect transistor. In the invention, the metal silicide layer 222 is formed by forming a metal layer (not shown) to cover the surface of the second spacer 218 and the epitaxial silicon layer 212. A high temperature thermal process is performed to produce a nitridation reaction between the metal layer and the epitaxial silicon layer 212 This transforms the epitaxial silicon layer 212 into the metal silicide layer 222. The metal layer that remains is then removed.
  • [0022]
    Summarizing from the above, the advantage of the invention is that it forms the epitaxial layer at both sides of the first spacer before the shallow S/D extension junction is formed by ion implantation. Since the epitaxial layer formation is performed in a high temperature environment, the problem of doped ion diffusion in the shallow S/D extension junction by high temperature is prevented when the epitaxial silicon layer is formed first. Therefore, this maintains the shape and the structure of the shallow S/D extension junction. Since the metal silicide is produced by reacting the metal layer with the epitaxial silicon layer on the surface of the S/D region, the structure of silicon in the shallow S/D extension junction is not damaged by the metal layer. As a result, a thinner shallow S/D extension junction of good quality is formed.
  • [0023]
    As the metal silicide layer is formed by the epitaxial silicon layer and the metal layer, a thicker metal silicide layer can be formed on the surface of the S/D region. A thicker metal silicide layer may help to reduce the sheet resistance of the S/D region. The field effect transistor with a better shallow S/D extension junction and a S/D region with lower sheet resistivity can therefore be manufactured according to the present invention.
  • [0024]
    It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6410392 *Jun 6, 2001Jun 25, 2002Mitsubishi Denki Kabushiki KaishaMethod of producing MOS transistor
US6777281Aug 8, 2002Aug 17, 2004Advanced Micro Devices, Inc.Maintaining LDD series resistance of MOS transistors by retarding dopant segregation
US7056796 *Dec 3, 2003Jun 6, 2006United Microelectronics Corp.Method for fabricating silicide by heating an epitaxial layer and a metal layer formed thereon
US7132355Sep 1, 2004Nov 7, 2006Micron Technology, Inc.Method of forming a layer comprising epitaxial silicon and a field effect transistor
US7144779Sep 1, 2004Dec 5, 2006Micron Technology, Inc.Method of forming epitaxial silicon-comprising material
US7276416Oct 20, 2005Oct 2, 2007Micron Technology, Inc.Method of forming a vertical transistor
US7439136Mar 29, 2007Oct 21, 2008Micron Technology, Inc.Method of forming a layer comprising epitaxial silicon
US7517758Oct 20, 2005Apr 14, 2009Micron Technology, Inc.Method of forming a vertical transistor
US7528424May 4, 2006May 5, 2009Micron Technology, Inc.Integrated circuitry
US7531395Jan 12, 2005May 12, 2009Micron Technology, Inc.Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors
US7709326Jul 31, 2006May 4, 2010Micron Technology, Inc.Methods of forming layers comprising epitaxial silicon
US7745296Jun 8, 2005Jun 29, 2010Globalfoundries Inc.Raised source and drain process with disposable spacers
US7768036Mar 24, 2009Aug 3, 2010Micron Technology, Inc.Integrated circuitry
US7807535Feb 28, 2007Oct 5, 2010Micron Technology, Inc.Methods of forming layers comprising epitaxial silicon
US7955964May 14, 2008Jun 7, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Dishing-free gap-filling with multiple CMPs
US8035129Jun 22, 2010Oct 11, 2011Micron Technology, Inc.Integrated circuitry
US8048752Jul 24, 2008Nov 1, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Spacer shape engineering for void-free gap-filling process
US8461654Oct 11, 2011Jun 11, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Spacer shape engineering for void-free gap-filling process
US8552522Jun 2, 2011Oct 8, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Dishing-free gap-filling with multiple CMPs
US8673706Sep 1, 2004Mar 18, 2014Micron Technology, Inc.Methods of forming layers comprising epitaxial silicon
US8932951Oct 4, 2013Jan 13, 2015Taiwan Semiconductor Manufacturing Company, Ltd.Dishing-free gap-filling with multiple CMPs
US20050124126 *Dec 3, 2003Jun 9, 2005Bing-Chang WuMethod for fabricating silicide
US20060046440 *Sep 1, 2004Mar 2, 2006Nirmal RamaswamyMethods of forming layers comprising epitaxial silicon
US20060046442 *Sep 1, 2004Mar 2, 2006Nirmal RamaswamyMethod of forming epitaxial silicon-comprising material and a method of forming a vertical transistor
US20060046459 *Sep 1, 2004Mar 2, 2006Nirmal RamaswamyMethod of forming a layer comprising epitaxial silicon and a field effect transistor
US20060051941 *Jan 12, 2005Mar 9, 2006Micron Technology, Inc.Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors
US20060258131 *May 4, 2006Nov 16, 2006Nirmal RamaswamyIntegrated circuitry
US20060264010 *Jul 31, 2006Nov 23, 2006Nirmal RamaswamyMethods of forming layers comprising epitaxial silicon
US20060281270 *Jun 8, 2005Dec 14, 2006Advanced Micro Devices, Inc.Raised source and drain process with disposable spacers
US20070166962 *Feb 28, 2007Jul 19, 2007Nirmal RamaswamyMethods of forming layers comprising epitaxial silicon
US20070178646 *Mar 29, 2007Aug 2, 2007Nirmal RamaswamyMethod of forming a layer comprising epitaxial silicon
US20080157232 *Dec 11, 2007Jul 3, 2008Jung-Ho AhnSemiconductor device and method of fabricating the same, and nand gate circuit using the semiconductor device
US20090179231 *Jul 16, 2009Nirmal RamaswamyIntegrated Circuitry
US20100022061 *Jul 24, 2008Jan 28, 2010Ming-Yuan WuSpacer Shape Engineering for Void-Free Gap-Filling Process
US20100258857 *Oct 14, 2010Nirmal RamaswamyMethod of Forming a Layer Comprising Epitaxial Silicon, and a Field Effect Transistor
US20110227189 *Sep 22, 2011Taiwan Semiconductor Manufacturing Company, Ltd.Dishing-Free Gap-Filling with Multiple CMPs
WO2006135489A1 *Apr 19, 2006Dec 21, 2006Advanced Micro Devices IncA raised source and drain process with disposable spacers
Classifications
U.S. Classification438/305, 257/E21.43, 257/E21.438, 438/592, 257/E21.165, 257/E29.267
International ClassificationH01L21/336, H01L29/78, H01L21/285
Cooperative ClassificationH01L29/7834, H01L29/665, H01L21/28518, H01L29/6656, H01L29/66628
European ClassificationH01L29/66M6T6F11D3, H01L29/66M6T6F3, H01L29/66M6T6F10, H01L21/285B4A, H01L29/78F2