Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010013421 A1
Publication typeApplication
Application numberUS 09/209,345
Publication dateAug 16, 2001
Filing dateDec 11, 1998
Priority dateSep 28, 1998
Also published asUS6395982
Publication number09209345, 209345, US 2001/0013421 A1, US 2001/013421 A1, US 20010013421 A1, US 20010013421A1, US 2001013421 A1, US 2001013421A1, US-A1-20010013421, US-A1-2001013421, US2001/0013421A1, US2001/013421A1, US20010013421 A1, US20010013421A1, US2001013421 A1, US2001013421A1
InventorsWilliam John Nelson, Alice Tseng, K.R. Lee, Stanley Lai
Original AssigneeWilliam John Nelson, Alice Tseng, K.R. Lee, Stanley Lai
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Leaded semiconductor device package for use in nonsoldering assembling
US 20010013421 A1
Abstract
A leaded semiconductor device package for nonsoldering assembling is disclosed. In the package of the invention, both leads of a semiconductor device package are flattened, cut and bent by automatic machines on the bais of conventional packaging process. Unlike a conventional semiconductor device package which is electrically connected to a circuit by soldering, the flattened and bent parts of both leads of the semiconductor device package can be electrically connected to a circuit by elastically contact and directly assembling without soldering.
Images(3)
Previous page
Next page
Claims(2)
What is claimed is:
1. A leaded semiconductor device package for use in nonsoldering assembling, wherein said package has two sides and two leads each extending outwards from each side of the semiconductor device package are provided, the leads of said semiconductor device package are flattened, cut and bent such that said semiconductor device package can be electrically connected to an electronic circuit through elastic contact.
2. The leaded semiconductor device package as claimed in
claim 1
, wherein a small angle is formed between each of the flattened, cut and bent leads and each of the side surfaces of the semiconductor device package respectively for a better elastic contact with the electronic circuit.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The invention relates to a leaded semiconductor device package, and in particular to a package in which semiconductor device leads are processed to be adapted to nonsoldering assembling.

[0003] 2. Description of the Related Art

[0004] Both leads of a conventional semiconductor device package with, for example, a specification of DO-41, are electrically connected to a circuit by soldering. However, under a circumstance where soldering equipment cannot be provided or used, a semiconductor device package having leads which can be electrically connected to a circuit without soldering would be required. If a leaded semiconductor device package made for nonsoldering assembling is provided, it would be an innovative addition to conventional semiconductor device packages which are made by soldering leads.

SUMMARY OF THE INVENTION

[0005] In view of the above, the first object of the invention is to provide a semiconductor device lead package made for nonsoldering assembling. In the package, both leads of conventional semiconductor device package are partially flattened, cut and bent so as to be connected to a circuit without soldering.

[0006] The second object of the invention is to provide a leaded semiconductor device package made for nonsoldering assembling by originally existing equipment. Therefore, original resources can be utilized effectively and investments in new equipment can be greatly reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The invention will be more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus do not limit the present invention, and wherein:

[0008]FIG. 1 is a schematic view showing a conventional semiconductor device package;

[0009]FIG. 2 is a schematic view showing the steps of flattening, cutting and bending semiconductor device package leads of the present invention;

[0010]FIG. 3 is a side view showing a semiconductor device package having non-soldered leads according to the invention; and

[0011]FIG. 4 is a semiconductor device package according to the invention which is assembled on a circuit.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0012]FIG. 1 shows a conventional semiconductor device package 10 with a specification of DO-41. The conventional semiconductor device package 10 has a length in the range of 4.06 mm-5.21 mm and a diameter in the range of 2.03-2.72 mm. Two leads 15 on both sides of the semiconductor device package 10 each has a length of approximately 27.94 mm and a diameter in the range of 0.71-0.86 mm.

[0013]FIG. 2 is a schematic view showing the steps of processing conventional semiconductor device package leads by an automatic machine. In the steps, part of one lead 15 adjacent to the semiconductor device package 10 is first flattened, and then part of the other lead 15′ adjacent to the semiconductor device package 10 is flattened. The remaining parts of the two leads 15 and 15′ which are not flattened, are cut off. Next, the flattened parts of the two leads 15 and 15′ are bent. The above-stated two-stage flattening step (one stage is to flatten one lead and the other stage is to flatten the other lead) can prevent internal component of the semiconductor device package 10 from damage. FIG. 3 is a side view showing a semiconductor device package 35 having non-soldered leads 30 and 30′ according to the invention. The length of leads 30 and 30′ have been trimmed to be at the same level with the periphery of the side surfaces 38 and 38′ of the semiconductor device package 35. Furthermore, there is a small angle formed between each bent lead 30 and a corresponding side surface of the semiconductor device package 35 for a better elastic contact with a circuit.

[0014]FIG. 4 is a semiconductor device package according to the invention assembled to a circuit 48. As shown in FIG. 4, the semiconductor device package 35 is mounted on a carrier 44, wherein the two flattened and bent leads 30 and 30′ are elastically engaged with two copper plates 42 respectively. The semiconductor device package 35 is electrically connected to the circuit 48 via the two copper plates 42 and a wire 46. Furthermore, as can be seen from FIG. 4, there is a small angle formed between each of the flattened and bent leads 30, 30′ and corresponding side surfaces 38, 38′ of the semiconductor device package 35 respectively for a better elastic contact with the copper plates 42.

[0015] While the invention has been described by way of example and in terms of the preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment. To the contrary, it is intended to cover various modifications and similar arrangements as would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be accorded in the broadest interpretation so as to encompass all such modifications and similar arrangements.

Classifications
U.S. Classification174/539, 257/E23.048
International ClassificationH05K3/30, H01L23/48, H01L21/48, H01L23/495
Cooperative ClassificationH01L2924/0002, H01L23/49555, H05K3/308, H01L21/4842
European ClassificationH01L23/495G4B6, H01L21/48C3M, H05K3/30D2
Legal Events
DateCodeEventDescription
Jul 20, 2010FPExpired due to failure to pay maintenance fee
Effective date: 20100528
May 28, 2010LAPSLapse for failure to pay maintenance fees
Jan 4, 2010REMIMaintenance fee reminder mailed
Nov 2, 2005FPAYFee payment
Year of fee payment: 4
Dec 11, 1998ASAssignment
Owner name: GENERAL SEMICONDUCTOR OF TAIWAN, LTD., TAIWAN
Free format text: (ASSIGNMENT OF ASSIGNOR S INTEREST) RE-RECORD TO CORRECT THE NUMBER OF MICROFILM PAGES FROM 3 TO 2 AT REEL 9675, FRAME 0614.;ASSIGNORS:NELSON, WILLIAM JOHN;TSENG, ALICE;LEE, K.R.;AND OTHERS;REEL/FRAME:010179/0635;SIGNING DATES FROM 19981127 TO 19981201
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NELSON, WILLIAM JOHN;TSENG, ALICE;LEE, K.R.;AND OTHERS;REEL/FRAME:009675/0614;SIGNING DATES FROM 19981127 TO 19981201