US20010022748A1 - Virtual channel synchronous dynamic random access memory - Google Patents
Virtual channel synchronous dynamic random access memory Download PDFInfo
- Publication number
- US20010022748A1 US20010022748A1 US09/741,419 US74141900A US2001022748A1 US 20010022748 A1 US20010022748 A1 US 20010022748A1 US 74141900 A US74141900 A US 74141900A US 2001022748 A1 US2001022748 A1 US 2001022748A1
- Authority
- US
- United States
- Prior art keywords
- word
- word driver
- basic cell
- driver
- main
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
Definitions
- the present invention relates to a semiconductor memory device, and more particularly to a virtual channel synchronous dynamic random access memory.
- FIG. 1 is a view illustrative of an array structure of the conventional virtual channel synchronous dynamic random access memory.
- the conventional virtual channel synchronous dynamic random access memory has the array structure of memory cells (M-CELL), main decoders (XDEC) 34 , sense amplifiers (SA) 32 , word drivers (WDRV) 31 and cross sections (CROSS) 36 .
- FIG. 2 is a fragmentary enlarged view illustrative of a partial array structure surrounded by a broken line 35 of the conventional virtual channel synchronous dynamic random access memory shown in FIG. 1.
- M-CELL memory cells
- WDRV word drivers
- SA sense amplifiers
- Each of the word drivers (WDRV) 41 comprises repeated basic word driver cells (WDRV) and a redundancy word driver (RED-WDRV) 46 .
- Each of the sense amplifiers (SA) 42 comprises repeated basic sense amplifier cells (SA) and a redundancy sense amplifier (RED-SA) 45 .
- FIG. 3 is a circuit diagram illustrative of a circuit configuration of a basic word driver cell included in the word driver shown in FIG. 2.
- the basic word driver cell has a first input of a single MainWord outputted from the main decoder (XDEC) 44 and second to fifth inputs of four RA signals (RA 1 , RA 2 , RA 3 , and RA 4 ) as well as first to fourth outputs (WD 1 -m 1 , WD 2 -m 1 , WD 3 -m 1 , and WD 4 -m 1 ) of Words corresponding to 2-bits from least significant of Row address.
- XDEC main decoder
- the size o the basic word driver cells of the word driver (WDRV) 41 depends on a pitch of word lines extending over the memory cell (M-CELL) 43 .
- the word driver In order to reduce the height of the basic word driver cell and further to accommodate the four RA signals into the basic word driver cell, the word driver (WDRV) is structured so that basic word driver cells of the adjacent word drivers 53 and 54 are symmetrically arranged with reference to a line and an RA signal is commonly used for the adjacent two basic word driver cells of the adjacent word drivers 53 and 54 .
- FIG. 4A is a circuit diagram illustrative of the symmetrical arrangements of the basic word driver cells of the adjacent word drivers.
- FIG. 4B is a circuit diagram illustrative of word driver basic cells and an adjacent redundancy word driver basic cell in the arrangements of FIG. 4A.
- FIG. 5 is a schematic view illustrative of a conventional semiconductor memory device having an alternating alignment of the word drivers and the memory cells, wherein one of main-words is replaced with a redundancy (RED) 81 .
- RED redundancy
- the RA signal of the redundancy word driver is separated from the RA signal of the word driver, so that both the defective Main-Word and the redundancy Main-Word are used to switch the RA signal only to the defective Word, whereby only the defective Word is selectively replaced with the redundancy Word (RED).
- the RA signal of the redundancy word driver is separated from the RA signal of the word driver, for which reason it is difficult that the RA signal is commonly used for the word driver and the redundancy word driver.
- FIG. 6A is a schematic diagram illustrative of the conventional structure of the word driver (WDRV) and a redundancy word driver (RED-WDRV) adjacent to the word driver.
- FIG. 6B is a diagram illustrative of the conventional placement of the semiconductor memory device.
- the word driver (WDRV) and the redundancy word driver (RED-WDRV) are separated by a distance (2a+2b).
- the above conventional technique has the following two problems.
- the distance between the word driver (WDRV) and the redundancy word driver (RED-WDRV) is widen, whereby structural elements of the redundancy word driver (RED-WDRV) and interconnections extending over the cross region (CROSS). It is difficult that the signal in the sense amplifier SA passes through the cross region (CROSS). A device formation region in the cross region (CROSS) is also reduced.
- a displacement of the redundancy word driver causes that a Word-input position of the memory cell M-CELL and a Word-output position of the redundancy word driver (RED-WDRV) are displaced by the distance (2a+2b).
- the present invention provides a semiconductor memory device comprising: memory cells; main decoders decoding address signals; sense amplifiers for reading out informations from the memory cells; and word drivers for driving the memory cells, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- FIG. 1 is a view illustrative of an array structure of the conventional virtual channel synchronous dynamic random access memory.
- FIG. 2 is a fragmentary enlarged view illustrative of a partial array structure surrounded by a broken line of the conventional virtual channel synchronous dynamic random access memory shown in FIG. 1.
- FIG. 3 is a circuit diagram illustrative of a circuit configuration of a basic word driver cell included in the word driver shown in FIG. 2.
- FIG. 4A is a circuit diagram illustrative of the symmetrical arrangements of the basic word driver cells of the adjacent word drivers.
- FIG. 4B is a circuit diagram illustrative of word driver basic cells and an adjacent redundancy word driver basic cell in the arrangements of FIG. 4A.
- FIG. 5 is a schematic view illustrative of a conventional semiconductor memory device having an alternating alignment of the word drivers and the memory cells.
- FIG. 6A is a schematic diagram illustrative of the conventional structure of the word driver (WDRV) and a redundancy word driver (RED-WDRV) adjacent to the word driver.
- WDRV word driver
- RED-WDRV redundancy word driver
- FIG. 6B is a diagram illustrative of the conventional placement of the semiconductor memory device.
- FIG. 7 is a block diagram illustrative of a novel semiconductor memory device in a first embodiment in accordance with the present invention.
- FIG. 8 is a block diagram partially illustrative of a redundancy part of the novel semiconductor memory device of FIG. 7.
- the first present invention provides a semiconductor memory device comprising: memory cells; main decoders decoding address signals; sense amplifiers for reading out informations from the memory cells; and word drivers for driving the memory cells, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- the word river signal is placed at almost center position of the basic cell of the word driver.
- the semiconductor memory device comprises a virtual channel synchronous dynamic random access memory.
- a redundancy word line is provided in correspondence with the main word line.
- the redundancy word line includes a plurality of the main word line.
- the second present invention provides a word driver structure of a semiconductor memory device, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- the word river signal is placed at almost center position of the basic cell of the word driver.
- the semiconductor memory device comprises a virtual channel synchronous dynamic random access memory.
- a redundancy word line is provided in correspondence with the main word line.
- the redundancy word line includes a plurality of the main word line.
- FIG. 7 is a block diagram illustrative of a novel semiconductor memory device in a first embodiment in accordance with the present invention.
- FIG. 8 is a block diagram partially illustrative of a redundancy part of the novel semiconductor memory device of FIG. 7.
- the novel semiconductor memory device has the following word driver basic cell structure.
- Adjacent two word driver basic cells ( 13 , 14 ) have eight Word-lines (( ⁇ circle over ( 1 ) ⁇ -m 1 , ⁇ circle over ( 2 ) ⁇ -m 1 , ⁇ circle over ( 3 ) ⁇ -m 1 , ⁇ circle over ( 4 ) ⁇ -m 1 , ⁇ circle over ( 1 ) ⁇ -m 2 , ⁇ circle over ( 2 ) ⁇ -m 2 , ⁇ circle over ( 3 ) ⁇ -m 2 , ⁇ circle over ( 4 ) ⁇ -m 2 ), driving signals (RA 1 , RA 2 , RA 3 and RA 4 ) which correspond to low-order two bits of the Row-address and Main-Word 1 ( 11 ) and Main-Word 2 ( 12 ) as selecting signals of the high-order bits of the Row address.
- the two word driver basic cells ( 23 , 24 ) are placed adjacent to each other.
- the two word driver basic cells ( 23 , 24 ) comprise the eight Word-lines (WD 1 -m 1 , WD 2 -m 1 , WD 3 -m 1 , WD 4 -m 1 , WD 1 -m 2 , WD 2 -m 2 , WD 3 -m 2 , WD 4 -m 2 ), driving signals (RA 1 , RA 2 , RA 3 and RA 4 ) which correspond to low-order two bits of the Row-address and Main-Word 1 ( 11 ) and Main-Word 2 ( 12 ) as selecting signals of the high-order bits of the Row address, wherein the above driving signals (RA 1 , RA 2 , RA 3 and RA 4 ) are connected to sources (S 1 , S 2 , S 3 and S 4 ) of the transistors, and the above selecting signals Main-Word 1 (
- the word driver basic cell ( 23 ) and the word driver basic cell ( 24 ) are adjacent to each other.
- the word driver basic cell ( 23 ) has a driver transistor commonly having two sources (S 1 , S 2 ) connected with the driver signals (RA 1 , RA 2 ) which drive two Word lines corresponding to a half of the low-order two bits of the Row address, wherein the sources (S 1 , S 2 ) are placed at a center position of the word driver basic cell.
- the MainWord 1 is connected to the gates (G 1 , G 3 ) of the driver transistors.
- the MainWord 2 in the adjacent word driver basic cell ( 24 ) is connected to the gates (G 2 , G 4 ) of the driver transistors, so as to drive the four word lines (WD 1 -m 1 , WD 2 -m 1 , WD 1 -m 2 , WD 2 -m 2 ) which correspond to a half of the low-order 2-bits of the Row address by use of different two Row address high-order bits in the word driver basic cell ( 23 ).
- the word driver basic cell ( 24 ) two sets of the driver transistor is placed which commonly use the sources (S 3 , S 4 ) connected with the remaining word driving signals.
- the MainWord 2 is connected to the gates (G 6 , G 8 ) of the driver transistor.
- the MainWord 1 in the adjacent word driver basic cell ( 23 ) is connected to the gates (G 5 , G 6 ) of the driver transistor, so as to drive the remaining four word lines (WD 3 -m 1 , WD 4 -m 1 , WD 3 -m 2 , WD 4 -m 2 ).
- a first step STEP 1 if the word driver basic cells of the virtual channel synchronous dynamic random access memory are designed in accordance with the conventional placement and routine, then the driving signal RA is usually different from the redundancy driving signal RED-RA for driving the redundancy word line, for which reason it is difficult to make common the RA signal extending the boundary of the basic cells, whereby the distance between the normal word driver and the redundancy word driver.
- the word driving signal RA is placed at a center of the basic cell.
- the remaining half of the lower-order 2-bits of the Row address is placed in the adjacent basic cell.
- lower-order 2-bits of the Row address to be controlled by the adjacent MainWord is also made correspond to a half, so that the transistor is made common to both the same lower-order 2-bits.
- the adjacent two MainWords extend cross to each other as shown in FIG. 8 to make a pair of the two adjacent basic cells, whereby the placement and routine deign is made to the semiconductor memory device.
- the virtual channel synchronous random access memory has a redundancy portion (RED) comprising the single word driver basic cell. If, however, the redundancy portion (RED) comprises plural word driver basic cells, then the above novel structure of the present invention is applicable to the redundancy word driver. Particularly, the provision of the even number of the word driver basic cells is effective.
- the adjacent two MainWords extend cross to each other as shown in FIG. 8 to make a pair of the two adjacent basic cells, so that the remaining half of the Row address lower-order 2-bits is controlled by the adjacent basic cell and further the single word driver basic cell has different two MainWords having the same lower-order bits.
- the prior art and the present invention are compared to each other in the distance of an RED-origin from a reference point, wherein the reference point corresponds to a right side edge of the word driver basic cell adjacent to the redundancy word driver, whilst the RED-origin corresponds to a left side edge of the redundancy word driver.
- the conventional structure has a distance (a+2b+a) of the RED-origin from the reference point
- the novel structure has a distance (a+b) of the RED-origin from the reference point.
- the distance of the RED-origin from the reference point of the novel structure is smaller by (a+b) than the distance of the RED-origin from the reference point of the conventional structure.
- This relationship is also common to the left side of the word driver (WDRV) and the cross region (CROSS).
- WDRV word driver
- CROSS cross region
- the size of the novel structure is smaller in size by (2a+2b) than the conventional structure, whereby the amount of extension of the circuit elements and interconnections over the cross region (CROSS) and the displacement of the Word for the redundancy word driver are reduced.
Abstract
Description
- The present invention relates to a semiconductor memory device, and more particularly to a virtual channel synchronous dynamic random access memory.
- A conventional virtual channel synchronous dynamic random access memory is disclosed in Japanese laid-open patent publication No. 8-180698. Operations of the conventional virtual channel synchronous dynamic random access memory will be described with reference to the drawings. FIG. 1 is a view illustrative of an array structure of the conventional virtual channel synchronous dynamic random access memory. The conventional virtual channel synchronous dynamic random access memory has the array structure of memory cells (M-CELL), main decoders (XDEC)34, sense amplifiers (SA) 32, word drivers (WDRV) 31 and cross sections (CROSS) 36.
- FIG. 2 is a fragmentary enlarged view illustrative of a partial array structure surrounded by a
broken line 35 of the conventional virtual channel synchronous dynamic random access memory shown in FIG. 1. Four memory cells (M-CELL) 43 are separated by a cross section (CROSS) 49, word drivers (WDRV) 41, and sense amplifiers (SA) 42. Each of the word drivers (WDRV) 41 comprises repeated basic word driver cells (WDRV) and a redundancy word driver (RED-WDRV) 46. Each of the sense amplifiers (SA) 42 comprises repeated basic sense amplifier cells (SA) and a redundancy sense amplifier (RED-SA) 45. FIG. 3 is a circuit diagram illustrative of a circuit configuration of a basic word driver cell included in the word driver shown in FIG. 2. The basic word driver cell has a first input of a single MainWord outputted from the main decoder (XDEC) 44 and second to fifth inputs of four RA signals (RA1, RA2, RA3, and RA4) as well as first to fourth outputs (WD1-m1, WD2-m1, WD3-m1, and WD4-m1) of Words corresponding to 2-bits from least significant of Row address. - The size o the basic word driver cells of the word driver (WDRV)41 depends on a pitch of word lines extending over the memory cell (M-CELL) 43.
- In order to reduce the height of the basic word driver cell and further to accommodate the four RA signals into the basic word driver cell, the word driver (WDRV) is structured so that basic word driver cells of the
adjacent word drivers adjacent word drivers - It is, however, necessary for this conventional method to switch not only the defective Word but also the non-defective Word which uses the same Main Word as the defective Word. This means that the replacement efficiency is deteriorated.
- In accordance with the virtual channel synchronous dynamic random access memory, in order to have solved the above disadvantage, the RA signal of the redundancy word driver is separated from the RA signal of the word driver, so that both the defective Main-Word and the redundancy Main-Word are used to switch the RA signal only to the defective Word, whereby only the defective Word is selectively replaced with the redundancy Word (RED).
- As described above, in accordance with the virtual channel synchronous dynamic random access memory, the RA signal of the redundancy word driver is separated from the RA signal of the word driver, for which reason it is difficult that the RA signal is commonly used for the word driver and the redundancy word driver.
- FIG. 6A is a schematic diagram illustrative of the conventional structure of the word driver (WDRV) and a redundancy word driver (RED-WDRV) adjacent to the word driver. FIG. 6B is a diagram illustrative of the conventional placement of the semiconductor memory device. The word driver (WDRV) and the redundancy word driver (RED-WDRV) are separated by a distance (2a+2b). The above conventional technique has the following two problems.
- First, the distance between the word driver (WDRV) and the redundancy word driver (RED-WDRV) is widen, whereby structural elements of the redundancy word driver (RED-WDRV) and interconnections extending over the cross region (CROSS). It is difficult that the signal in the sense amplifier SA passes through the cross region (CROSS). A device formation region in the cross region (CROSS) is also reduced.
- Second, a displacement of the redundancy word driver (RED-WDRV) causes that a Word-input position of the memory cell M-CELL and a Word-output position of the redundancy word driver (RED-WDRV) are displaced by the distance (2a+2b).
- In the above circumstances, it had been required to develop a novel semiconductor memory device free from the above problem.
- Accordingly, it is an object of the present invention to provide a novel semiconductor memory device free from the above problems.
- It is a further object of the present invention to provide a novel virtual channel synchronous dynamic random access memory free from the above problems.
- The present invention provides a semiconductor memory device comprising: memory cells; main decoders decoding address signals; sense amplifiers for reading out informations from the memory cells; and word drivers for driving the memory cells, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- The above and other objects, features and advantages of the present invention will be apparent from the following descriptions.
- Preferred embodiments according to the present invention will be described in detail with reference to the accompanying drawings.
- FIG. 1 is a view illustrative of an array structure of the conventional virtual channel synchronous dynamic random access memory.
- FIG. 2 is a fragmentary enlarged view illustrative of a partial array structure surrounded by a broken line of the conventional virtual channel synchronous dynamic random access memory shown in FIG. 1.
- FIG. 3 is a circuit diagram illustrative of a circuit configuration of a basic word driver cell included in the word driver shown in FIG. 2.
- FIG. 4A is a circuit diagram illustrative of the symmetrical arrangements of the basic word driver cells of the adjacent word drivers.
- FIG. 4B is a circuit diagram illustrative of word driver basic cells and an adjacent redundancy word driver basic cell in the arrangements of FIG. 4A.
- FIG. 5 is a schematic view illustrative of a conventional semiconductor memory device having an alternating alignment of the word drivers and the memory cells.
- FIG. 6A is a schematic diagram illustrative of the conventional structure of the word driver (WDRV) and a redundancy word driver (RED-WDRV) adjacent to the word driver.
- FIG. 6B is a diagram illustrative of the conventional placement of the semiconductor memory device.
- FIG. 7 is a block diagram illustrative of a novel semiconductor memory device in a first embodiment in accordance with the present invention.
- FIG. 8 is a block diagram partially illustrative of a redundancy part of the novel semiconductor memory device of FIG. 7.
- The first present invention provides a semiconductor memory device comprising: memory cells; main decoders decoding address signals; sense amplifiers for reading out informations from the memory cells; and word drivers for driving the memory cells, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- It is preferable that two of the main word line are placed cross to each other, a remaining half of the lower-order 2-bits of the row address is controlled by an adjacent basic cell of the word driver, and the single basic cell of the word driver has different two main word lines having the same lower-order bits.
- It is preferable that the word river signal is placed at almost center position of the basic cell of the word driver.
- It is preferable that the semiconductor memory device comprises a virtual channel synchronous dynamic random access memory.
- It is preferable that a redundancy word line is provided in correspondence with the main word line.
- It is further preferable that the redundancy word line includes a plurality of the main word line.
- The second present invention provides a word driver structure of a semiconductor memory device, wherein a row address controlled by a single main word line in a basic cell in the word driver, and two of the main word line of the row address are made correspond to a half of lower-order 2-bits of the row address, and a word driver signal is placed inside of the basic cell of the word driver to prevent the word driver signal from being commonly used to adjacent two of the basic cell.
- It is preferable that two of the main word line are placed cross to each other, a remaining half of the lower-order 2-bits of the row address is controlled by an adjacent basic cell of the word driver, and the single basic cell of the word driver has different two main word lines having the same lower-order bits.
- It is preferable that the word river signal is placed at almost center position of the basic cell of the word driver.
- It is preferable that the semiconductor memory device comprises a virtual channel synchronous dynamic random access memory.
- It is preferable that a redundancy word line is provided in correspondence with the main word line.
- It is preferable that the redundancy word line includes a plurality of the main word line.
- A first embodiment according to the present invention will be described in detail with reference to the drawings. FIG. 7 is a block diagram illustrative of a novel semiconductor memory device in a first embodiment in accordance with the present invention. FIG. 8 is a block diagram partially illustrative of a redundancy part of the novel semiconductor memory device of FIG. 7.
- With reference to FIG. 7, the novel semiconductor memory device has the following word driver basic cell structure. Adjacent two word driver basic cells (13, 14) have eight Word-lines (({circle over (1)}-m1, {circle over (2)}-m1, {circle over (3)}-m1, {circle over (4)}-m1, {circle over (1)}-m2, {circle over (2)}-m2, {circle over (3)}-m2, {circle over (4)}-m2), driving signals (RA1, RA2, RA3 and RA4) which correspond to low-order two bits of the Row-address and Main-Word1(11) and Main-Word2(12) as selecting signals of the high-order bits of the Row address.
- With reference to FIG. 8, the two word driver basic cells (23, 24) are placed adjacent to each other. The two word driver basic cells (23, 24) comprise the eight Word-lines (WD1-m1, WD2-m1, WD3-m1, WD4-m1, WD1-m2, WD2-m2, WD3-m2, WD4-m2), driving signals (RA1, RA2, RA3 and RA4) which correspond to low-order two bits of the Row-address and Main-Word1(11) and Main-Word2(12) as selecting signals of the high-order bits of the Row address, wherein the above driving signals (RA1, RA2, RA3 and RA4) are connected to sources (S1, S2, S3 and S4) of the transistors, and the above selecting signals Main-Word1(11) and Main-Word2(12) are connected to the gates (G1, G2, G3, G4, G5, G6, G7 and G8) of the transistor, and the Word lines (WD1-m1, WD2-m1, WD3-m1, WD4-m1, WD1-m2, WD2-m2, WD3-m2, WD4-m2) are connected to the drains (D1, D2, D3, D4, D5, D6, D7 and D8) of the transistors.
- The word driver basic cell (23) and the word driver basic cell (24) are adjacent to each other. The word driver basic cell (23) has a driver transistor commonly having two sources (S1, S2) connected with the driver signals (RA1, RA2) which drive two Word lines corresponding to a half of the low-order two bits of the Row address, wherein the sources (S1, S2) are placed at a center position of the word driver basic cell.
- The MainWord1 is connected to the gates (G1, G3) of the driver transistors. The MainWord2 in the adjacent word driver basic cell (24) is connected to the gates (G2, G4) of the driver transistors, so as to drive the four word lines (WD1-m1, WD2-m1, WD1-m2, WD2-m2) which correspond to a half of the low-order 2-bits of the Row address by use of different two Row address high-order bits in the word driver basic cell (23). In the word driver basic cell (24), two sets of the driver transistor is placed which commonly use the sources (S3, S4) connected with the remaining word driving signals. The MainWord2 is connected to the gates (G6, G8) of the driver transistor. The MainWord1 in the adjacent word driver basic cell (23) is connected to the gates (G5, G6) of the driver transistor, so as to drive the remaining four word lines (WD3-m1, WD4-m1, WD3-m2, WD4-m2).
- Sequential processes for a placement and routine design will subsequently be described.
- In a first step STEP1, if the word driver basic cells of the virtual channel synchronous dynamic random access memory are designed in accordance with the conventional placement and routine, then the driving signal RA is usually different from the redundancy driving signal RED-RA for driving the redundancy word line, for which reason it is difficult to make common the RA signal extending the boundary of the basic cells, whereby the distance between the normal word driver and the redundancy word driver.
- In the second step STEP2, in order to solve the above disadvantage, the word driving signal RA is placed at a center of the basic cell.
- In the third step STEP3, in order to place the word driving signal RA at the center of the basic cell without changing the height of the word driver basic cell, it is necessary that lower-order 2-bits of the Row address to be controlled by the single MainWord is made correspond to a half.
- In the fourth step STEP4, the remaining half of the lower-order 2-bits of the Row address is placed in the adjacent basic cell.
- In the fifth step STEP5, lower-order 2-bits of the Row address to be controlled by the adjacent MainWord is also made correspond to a half, so that the transistor is made common to both the same lower-order 2-bits.
- In the sixth step STEP6, in order to realize the first step STEP5, the adjacent two MainWords extend cross to each other as shown in FIG. 8 to make a pair of the two adjacent basic cells, whereby the placement and routine deign is made to the semiconductor memory device.
- As a modification, it is possible that the virtual channel synchronous random access memory has a redundancy portion (RED) comprising the single word driver basic cell. If, however, the redundancy portion (RED) comprises plural word driver basic cells, then the above novel structure of the present invention is applicable to the redundancy word driver. Particularly, the provision of the even number of the word driver basic cells is effective.
- In summary, only two word lines as a half of the Row address lower-order 2-bits are controlled by the single MainWord in the word driver basic cell, and the word driving signal RA is placed at a center of the basic cell, even in accordance with the prior art, the word driving signal RA is placed at the boundary to be commonly used to the adjacent two basic cells bounded by the boundary.
- Further, the adjacent two MainWords extend cross to each other as shown in FIG. 8 to make a pair of the two adjacent basic cells, so that the remaining half of the Row address lower-order 2-bits is controlled by the adjacent basic cell and further the single word driver basic cell has different two MainWords having the same lower-order bits.
- With reference to FIGS. 5 and 8, the prior art and the present invention are compared to each other in the distance of an RED-origin from a reference point, wherein the reference point corresponds to a right side edge of the word driver basic cell adjacent to the redundancy word driver, whilst the RED-origin corresponds to a left side edge of the redundancy word driver. If a distance between the transistors is “2b”, and extending distance from the boundary of the cell is “a”, the conventional structure has a distance (a+2b+a) of the RED-origin from the reference point, whilst the novel structure has a distance (a+b) of the RED-origin from the reference point. Namely, the distance of the RED-origin from the reference point of the novel structure is smaller by (a+b) than the distance of the RED-origin from the reference point of the conventional structure. This relationship is also common to the left side of the word driver (WDRV) and the cross region (CROSS). Totally, the size of the novel structure is smaller in size by (2a+2b) than the conventional structure, whereby the amount of extension of the circuit elements and interconnections over the cross region (CROSS) and the displacement of the Word for the redundancy word driver are reduced.
- Whereas modifications of the present invention will be apparent to a person having ordinary skill in the art, to which the invention pertains, it is to be understood that embodiments as shown and described by way of illustrations are by no means intended to be considered in a limiting sense. Accordingly, it is to be intended to cover by claims all modifications which fall within the spirit and scope of the present invention.
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP36562999A JP3356747B2 (en) | 1999-12-22 | 1999-12-22 | Semiconductor storage device |
JP11-365629 | 1999-12-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010022748A1 true US20010022748A1 (en) | 2001-09-20 |
US6330205B2 US6330205B2 (en) | 2001-12-11 |
Family
ID=18484731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/741,419 Expired - Lifetime US6330205B2 (en) | 1999-12-22 | 2000-12-21 | Virtual channel synchronous dynamic random access memory |
Country Status (5)
Country | Link |
---|---|
US (1) | US6330205B2 (en) |
JP (1) | JP3356747B2 (en) |
KR (1) | KR100380917B1 (en) |
DE (1) | DE10063631A1 (en) |
TW (1) | TW473990B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070278528A1 (en) * | 2006-06-01 | 2007-12-06 | Elpida Memory, Inc. | Semiconductor device |
CN112639974A (en) * | 2018-08-31 | 2021-04-09 | 美光科技公司 | Memory cell and offset memory cell |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3133004B2 (en) * | 1996-11-21 | 2001-02-05 | 株式会社日立製作所 | Disk array device and control method therefor |
US7133972B2 (en) | 2002-06-07 | 2006-11-07 | Micron Technology, Inc. | Memory hub with internal cache and/or memory access prediction |
US7117316B2 (en) | 2002-08-05 | 2006-10-03 | Micron Technology, Inc. | Memory hub and access method having internal row caching |
US7836252B2 (en) | 2002-08-29 | 2010-11-16 | Micron Technology, Inc. | System and method for optimizing interconnections of memory devices in a multichip module |
US6820181B2 (en) | 2002-08-29 | 2004-11-16 | Micron Technology, Inc. | Method and system for controlling memory accesses to memory modules having a memory hub architecture |
US7102907B2 (en) | 2002-09-09 | 2006-09-05 | Micron Technology, Inc. | Wavelength division multiplexed memory module, memory system and method |
US7245145B2 (en) | 2003-06-11 | 2007-07-17 | Micron Technology, Inc. | Memory module and method having improved signal routing topology |
US7120727B2 (en) | 2003-06-19 | 2006-10-10 | Micron Technology, Inc. | Reconfigurable memory module and method |
US7107415B2 (en) | 2003-06-20 | 2006-09-12 | Micron Technology, Inc. | Posted write buffers and methods of posting write requests in memory modules |
US7260685B2 (en) | 2003-06-20 | 2007-08-21 | Micron Technology, Inc. | Memory hub and access method having internal prefetch buffers |
US7389364B2 (en) | 2003-07-22 | 2008-06-17 | Micron Technology, Inc. | Apparatus and method for direct memory access in a hub-based memory system |
US7210059B2 (en) | 2003-08-19 | 2007-04-24 | Micron Technology, Inc. | System and method for on-board diagnostics of memory modules |
US7133991B2 (en) | 2003-08-20 | 2006-11-07 | Micron Technology, Inc. | Method and system for capturing and bypassing memory transactions in a hub-based memory system |
US7136958B2 (en) | 2003-08-28 | 2006-11-14 | Micron Technology, Inc. | Multiple processor system and method including multiple memory hub modules |
US20050050237A1 (en) * | 2003-08-28 | 2005-03-03 | Jeddeloh Joseph M. | Memory module and method having on-board data search capabilities and processor-based system using such memory modules |
US7310752B2 (en) | 2003-09-12 | 2007-12-18 | Micron Technology, Inc. | System and method for on-board timing margin testing of memory modules |
US7194593B2 (en) | 2003-09-18 | 2007-03-20 | Micron Technology, Inc. | Memory hub with integrated non-volatile memory |
US7120743B2 (en) | 2003-10-20 | 2006-10-10 | Micron Technology, Inc. | Arbitration system and method for memory responses in a hub-based memory system |
US7216196B2 (en) | 2003-12-29 | 2007-05-08 | Micron Technology, Inc. | Memory hub and method for memory system performance monitoring |
US7330992B2 (en) | 2003-12-29 | 2008-02-12 | Micron Technology, Inc. | System and method for read synchronization of memory modules |
US7188219B2 (en) | 2004-01-30 | 2007-03-06 | Micron Technology, Inc. | Buffer control system and method for a memory system having outstanding read and write request buffers |
US7181584B2 (en) | 2004-02-05 | 2007-02-20 | Micron Technology, Inc. | Dynamic command and/or address mirroring system and method for memory modules |
US7788451B2 (en) | 2004-02-05 | 2010-08-31 | Micron Technology, Inc. | Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system |
US7366864B2 (en) * | 2004-03-08 | 2008-04-29 | Micron Technology, Inc. | Memory hub architecture having programmable lane widths |
US7257683B2 (en) | 2004-03-24 | 2007-08-14 | Micron Technology, Inc. | Memory arbitration system and method having an arbitration packet protocol |
US7120723B2 (en) | 2004-03-25 | 2006-10-10 | Micron Technology, Inc. | System and method for memory hub-based expansion bus |
US6980042B2 (en) | 2004-04-05 | 2005-12-27 | Micron Technology, Inc. | Delay line synchronizer apparatus and method |
US7590797B2 (en) | 2004-04-08 | 2009-09-15 | Micron Technology, Inc. | System and method for optimizing interconnections of components in a multichip memory module |
US7162567B2 (en) | 2004-05-14 | 2007-01-09 | Micron Technology, Inc. | Memory hub and method for memory sequencing |
US7222213B2 (en) | 2004-05-17 | 2007-05-22 | Micron Technology, Inc. | System and method for communicating the synchronization status of memory modules during initialization of the memory modules |
US7363419B2 (en) | 2004-05-28 | 2008-04-22 | Micron Technology, Inc. | Method and system for terminating write commands in a hub-based memory system |
US7519788B2 (en) | 2004-06-04 | 2009-04-14 | Micron Technology, Inc. | System and method for an asynchronous data buffer having buffer write and read pointers |
US7310748B2 (en) | 2004-06-04 | 2007-12-18 | Micron Technology, Inc. | Memory hub tester interface and method for use thereof |
US7046578B2 (en) * | 2004-08-23 | 2006-05-16 | Micron Technology, Inc. | Method and apparatus for memory device wordline |
US7392331B2 (en) | 2004-08-31 | 2008-06-24 | Micron Technology, Inc. | System and method for transmitting data packets in a computer system having a memory hub architecture |
US7697364B2 (en) | 2005-12-01 | 2010-04-13 | Broadcom Corporation | Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5148397A (en) * | 1989-03-16 | 1992-09-15 | Oki Electric Industry Co. Ltd. | Semiconductor memory with externally controlled dummy comparator |
-
1999
- 1999-12-22 JP JP36562999A patent/JP3356747B2/en not_active Expired - Fee Related
-
2000
- 2000-12-20 DE DE10063631A patent/DE10063631A1/en not_active Withdrawn
- 2000-12-21 US US09/741,419 patent/US6330205B2/en not_active Expired - Lifetime
- 2000-12-22 KR KR10-2000-0080063A patent/KR100380917B1/en not_active IP Right Cessation
- 2000-12-22 TW TW089127806A patent/TW473990B/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070278528A1 (en) * | 2006-06-01 | 2007-12-06 | Elpida Memory, Inc. | Semiconductor device |
US7994542B2 (en) * | 2006-06-01 | 2011-08-09 | Elpida Memory, Inc. | Semiconductor device |
CN112639974A (en) * | 2018-08-31 | 2021-04-09 | 美光科技公司 | Memory cell and offset memory cell |
Also Published As
Publication number | Publication date |
---|---|
KR20010070332A (en) | 2001-07-25 |
DE10063631A1 (en) | 2001-07-19 |
JP2001185693A (en) | 2001-07-06 |
US6330205B2 (en) | 2001-12-11 |
KR100380917B1 (en) | 2003-04-26 |
JP3356747B2 (en) | 2002-12-16 |
TW473990B (en) | 2002-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6330205B2 (en) | Virtual channel synchronous dynamic random access memory | |
EP0678872B1 (en) | Semiconductor memory device | |
US5933387A (en) | Divided word line architecture for embedded memories using multiple metal layers | |
US8477556B2 (en) | Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines | |
US9437252B2 (en) | Stack bank type semiconductor memory apparatus capable of improving alignment margin | |
US5587959A (en) | Semiconductor memory device | |
EP0213835B1 (en) | Semiconductor memory device | |
US20020163033A1 (en) | Non-volatile semiconductor memory | |
JP3781819B2 (en) | Semiconductor memory device having triple port | |
US6618299B2 (en) | Semiconductor memory device with redundancy | |
US20040156259A1 (en) | Semiconductor memory device | |
KR19990037561A (en) | Semiconductor memory device | |
JP3688443B2 (en) | Semiconductor memory device | |
US6618300B2 (en) | Semiconductor memory device and method for replacing redundancy circuit | |
US20020191473A1 (en) | Semiconductor memory device and method of selecting word line thereof | |
KR100200312B1 (en) | Method for connecting bit line sense amp and data bus line | |
JPH036596B2 (en) | ||
JP3301398B2 (en) | Semiconductor storage device | |
US6621756B2 (en) | Compact integrated circuit with memory array | |
JPH1027494A (en) | Semiconductor memory | |
KR100307219B1 (en) | Method of constructing dram | |
JP2001067890A (en) | Semiconductor memory | |
JPH0991989A (en) | Semiconductor memory | |
GB2308211A (en) | Semiconductor memory device | |
KR20030084029A (en) | Semiconductor memory device with flexible redundancy scheme |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIMIZU, YOSHIAKI;MATSUKI, KAZUHIKO;REEL/FRAME:011398/0615 Effective date: 20001219 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013758/0595 Effective date: 20030110 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NEC CORPORATION;NEC ELECTRONICS CORPORATION;REEL/FRAME:018545/0737 Effective date: 20060531 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:028209/0477 Effective date: 20120410 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: ELPIDA MEMORY INC., JAPAN Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261 Effective date: 20130726 |
|
AS | Assignment |
Owner name: ELPIDA MEMORY, INC., JAPAN Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:APPLE, INC;REEL/FRAME:032331/0637 Effective date: 20140114 |
|
AS | Assignment |
Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032899/0588 Effective date: 20130726 |
|
AS | Assignment |
Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506 Effective date: 20130829 Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880 Effective date: 20131112 |
|
AS | Assignment |
Owner name: LONGITUDE LICENSING LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046867/0248 Effective date: 20180731 |