US20010023123A1 - Method for forming semiconductor device having low parasite capacitance using air gap and self-aligned contact plug - Google Patents
Method for forming semiconductor device having low parasite capacitance using air gap and self-aligned contact plug Download PDFInfo
- Publication number
- US20010023123A1 US20010023123A1 US09/740,948 US74094800A US2001023123A1 US 20010023123 A1 US20010023123 A1 US 20010023123A1 US 74094800 A US74094800 A US 74094800A US 2001023123 A1 US2001023123 A1 US 2001023123A1
- Authority
- US
- United States
- Prior art keywords
- forming
- insulation layer
- interlayer insulation
- recited
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising semiconducting material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
Definitions
- the present invention relates to a method for forming a semiconductor device; and, more particularly, to a method for forming a semiconductor device with low parasite capacitance by using an air gap and a self-aligned contact plug formed by a selective epitaxial growing method.
- the refresh time which is one of the most important features in semiconductor memory device, may be determined by a leakage current which is caused by a drain damage and this drain damage is often generated at the time of forming a charge storage node contact for electrically connecting the charge storage electrode to the drain of a transistor.
- the resolution of current lithography techniques may prevent a misconnection in 16M DRAM manufacturing processes or less, which may be caused by an undesired connection to other layers at sidewalls of a contact hole, but the space between the contact hole and adjacent conducting layers in an interlayer insulating layer becomes narrower with the development of the integrated circuits.
- the contact is minimized in order to solve the abovementioned problem and this problem may be solved somewhat by modifying the exposure method in a step-and-repeat projection equipment (i.e., stepper), modifying mask to define the contact hole region, or using a self-aligned contact (hereinafter, referred to as SAC).
- stepper a step-and-repeat projection equipment
- SAC self-aligned contact
- NBSAC nitride barrier SAC
- a nitride layer is used as an etching barrier layer when an oxide layer is etched for forming the contact hole.
- the NBSAC process may be divided into two etching processes, i.e., oxide and nitride etching processes.
- oxide etching process polymer-inducing gases, such as C 3 F 8 and C 4 F 8 , are have been used in order to improve a selective etching rate to the nitride layer.
- the C 3 F 8 and C 4 F 8 gases induce a lot of polymer and then a high selective etching rate to the nitride layer may be obtain, but these gases may provoke a problem in that the oxide layer within the contact hole is not removed completely because the polymer may cause an etching stop of the oxide layer. Since the selective etching rate to the nitride layer and the etching stop of the oxide layer within the contact hole are contrary to each other, reappearance of the semiconductor devices may deteriorate and a process window of the contact hole may be narrow.
- the processing conditions for etching the oxide layer is controlled by a polymer decreasing method. Accordingly, in the case where the oxide layer etching process is carried out by the polymer decreasing method, it requires that the nitride layer should be thick. However, the increase of the thickness of the nitride layer causes the contact area to be diminished and an isotropic etching process is applied to the nitride layer in order to make up for the diminution of the contact area.
- the etching process requires that the oxide layer should be controlled by a high selective etching rate in order not to be damaged and a portion of a semiconductor substrate may be exposed at the time of etching an oxide layer in a periphery circuit area, the oxide etching process to minimize the loss of the exposed semiconductor substrate is required.
- a conventional ion induced etcher to etch the nitride layer may not obtain such a high selective etching rate in the isotropic etching process.
- the recently highlighted radical etcher using the etchants, such as NF 3 and CF 4 and SF 6 provides an isotropic etching process and a high selective etching rate to the oxide layer, but it does not provide a high selective etching rate to a silicon layer (i.e., silicon wafer) because the etching process uses the fluorine-bearing etchants.
- the etching rate of the radical etching equipment is determined by the coherence of the oxide, nitride and silicon layers because these etchants may etch all of the oxide, nitride and silicon layers. That is, in the case where the oxide layer, nitride layer and silicon layer may be placed in the order of coherence, it is impossible to obtain a high selective etching rate to a silicon layer because the silicon layer is etched most rapidly.
- the conventional NBSAC process is not sufficient for a high selective etching rate and it is more difficult to obtain a processing margin in etching the oxide, nitride and silicon layers with the decrease of the yield of the semiconductor devices.
- a contact plug is formed on a contact area using a selective epitaxial growing method and a self-aligned contact which is formed by a selective etching rate between an epitaxial layer and an oxide layer.
- a method for forming a semiconductor comprising the steps of: forming word lines over a semiconductor substrate, wherein a plurality of contact areas are formed between the word lines; forming epitaxial layers for contact plugs on the contact areas, thereby forming a resulting structure; forming air gaps on non-contact areas on which the epitaxial layers is not formed, by depositing an interlayer insulation layer on the resulting structure; and patterning the interlayer insulation layer so as to expose the epitaxial layers.
- FIGS. 1A and 1B are cross-sectional views illustrating a method for forming a self-aligned contact with an air gap according to the present invention.
- FIGS. 1A and 1B illustrate a method for forming a self-aligned contact with an air gap according to the present invention.
- field oxide layers 13 are formed in a semiconductor substrate 11 in order to define active regions and field regions (non-active regions).
- a conduction layer 15 for a gate electrode is formed on the semiconductor substrate 11 and a mask insulation layer 17 , such as a nitride or oxide layer, is formed on the conduction layer 15 .
- the mask insulation layer 17 and the conduction layer 15 are patterned in a predetermined size and an amorphous carbon layer for spacers 19 are formed on sidewalls of the mask insulation layer 17 and the conduction layer 15 , thereby exposing portions of the semiconductor substrate 11 between the patterned stacks.
- the spacers 19 are made of as an oxide or nitride layer.
- epitaxial layers 23 for a contact plug are formed on the exposed portion of the semiconductor substrate 11 by the selective epitaxial growing method.
- the epitaxial layers 23 are formed only on the semiconductor substrate 11 , such as a silicon or silicon-germanium layer, because the mask insulation layer 17 and the spacers 19 function as barriers to epitaxial growing.
- an insulation layer or a nitride layer (not shown) as a barrier layer to the epitaxial growth is formed on non-contact areas and this barrier layer is removed after forming the epitaxial layers 23 .
- an interlayer insulation layer 25 is formed on the resulting structure though the PECVD (Plasma Enhanced Chemical Vapor Deposition) method.
- the interlayer insulation layer 25 is formed by the PECVD method, the non-contact areas between the word lines (the conduction layer 15 for a gate electrode) are filled with an air gap 21 because the PECVD method has a demerit in topology of the interlayer insulation layer 25 . It is quite different from what is required in the general semiconductor processing techniques. Especially, in the PECVD method according to the present invention, the low power of RF bias is kept for poor topology of the interlayer insulation layer 25 .
- the use of the air gap 21 may remove a gap filling process required in a conventional semiconductor processing method. In DRAM memory devices, this air gap 21 may reduce parasite capacitance. Typically, in the case where an oxide layer or a nitride layer, which has higher dielectric constant than the air, is used a gap filling materials, these materials may increase the parasite capacitance and require much more refresh operations of memory devives. However, since the present invention uses the air gap 21 as a gap filling materials, the parasite capacitance loaded on a bit line may be reduced and an additional gap filling process is not required.
- the interlayer insulation layer 25 is patterned using an etching mask (not shown) so that the top surface 27 of the epitaxial layers 23 is exposed between the patterns formed by the interlayer insulation layer 25 .
- an etching mask not shown
- the interlayer insulation layer 25 is etched by carbon and fluorine-bearing gases and particularly, C 2 F 6 , C 3 F 8 , C 4 F 8 , C 5 F 8 , C 4 F 6 and their mixtures may be used for a high selective etching rate to the interlayer insulation layer 25 against the interlayer insulation layer 25 .
- C, H and F-bearing gases such as CH 3 F, CH 2 F 2 , C 2 HF 5 , C 3 H 2 F 6 and their mixtures, may be used to increase the selective etching rate to the interlayer insulation layer 25 .
- an inert gas such as Ar or He
- Ar or He may be contained to stabilize plasma while the interlayer insulation layer 25 is etched and the isotropic dry-etching process is applied to the interlayer insulation layer 25 to remove polymer which may cause the epitaxial layers 23 to be damaged.
- the present invention may omit an additional gap filling process with an epitaxial layer growth of a charge storage electrode. Accordingly, this reduced parasite capacitance improves operation speed of the memory devices and the epitaxial layer provides sufficient processing margin which increases the yield of the semiconductor memory devices.
Abstract
Description
- The present invention relates to a method for forming a semiconductor device; and, more particularly, to a method for forming a semiconductor device with low parasite capacitance by using an air gap and a self-aligned contact plug formed by a selective epitaxial growing method.
- Generally, the refresh time, which is one of the most important features in semiconductor memory device, may be determined by a leakage current which is caused by a drain damage and this drain damage is often generated at the time of forming a charge storage node contact for electrically connecting the charge storage electrode to the drain of a transistor. The resolution of current lithography techniques may prevent a misconnection in 16M DRAM manufacturing processes or less, which may be caused by an undesired connection to other layers at sidewalls of a contact hole, but the space between the contact hole and adjacent conducting layers in an interlayer insulating layer becomes narrower with the development of the integrated circuits.
- The contact is minimized in order to solve the abovementioned problem and this problem may be solved somewhat by modifying the exposure method in a step-and-repeat projection equipment (i.e., stepper), modifying mask to define the contact hole region, or using a self-aligned contact (hereinafter, referred to as SAC).
- The most highlighted process is a nitride barrier SAC (hereinafter, referred to as NBSAC) process, in which a nitride layer is used as an etching barrier layer when an oxide layer is etched for forming the contact hole. The NBSAC process may be divided into two etching processes, i.e., oxide and nitride etching processes. In the oxide etching process, polymer-inducing gases, such as C3F8 and C4F8, are have been used in order to improve a selective etching rate to the nitride layer. The C3F8 and C4F8 gases induce a lot of polymer and then a high selective etching rate to the nitride layer may be obtain, but these gases may provoke a problem in that the oxide layer within the contact hole is not removed completely because the polymer may cause an etching stop of the oxide layer. Since the selective etching rate to the nitride layer and the etching stop of the oxide layer within the contact hole are contrary to each other, reappearance of the semiconductor devices may deteriorate and a process window of the contact hole may be narrow.
- To make the process window broad, the processing conditions for etching the oxide layer is controlled by a polymer decreasing method. Accordingly, in the case where the oxide layer etching process is carried out by the polymer decreasing method, it requires that the nitride layer should be thick. However, the increase of the thickness of the nitride layer causes the contact area to be diminished and an isotropic etching process is applied to the nitride layer in order to make up for the diminution of the contact area.
- Further, since the oxide layer under the nitride layer is used as an electrical insulating layer, the etching process requires that the oxide layer should be controlled by a high selective etching rate in order not to be damaged and a portion of a semiconductor substrate may be exposed at the time of etching an oxide layer in a periphery circuit area, the oxide etching process to minimize the loss of the exposed semiconductor substrate is required.
- However, a conventional ion induced etcher to etch the nitride layer may not obtain such a high selective etching rate in the isotropic etching process. The recently highlighted radical etcher using the etchants, such as NF3 and CF4 and SF6, provides an isotropic etching process and a high selective etching rate to the oxide layer, but it does not provide a high selective etching rate to a silicon layer (i.e., silicon wafer) because the etching process uses the fluorine-bearing etchants. Also, the etching rate of the radical etching equipment is determined by the coherence of the oxide, nitride and silicon layers because these etchants may etch all of the oxide, nitride and silicon layers. That is, in the case where the oxide layer, nitride layer and silicon layer may be placed in the order of coherence, it is impossible to obtain a high selective etching rate to a silicon layer because the silicon layer is etched most rapidly.
- As a result, the conventional NBSAC process is not sufficient for a high selective etching rate and it is more difficult to obtain a processing margin in etching the oxide, nitride and silicon layers with the decrease of the yield of the semiconductor devices.
- It is, therefore, an object of the present invention to provide a method for forming self-aligned contacts using a selective epitaxial growing method.
- It is another object of the present invention to provide a method for improving electrical characteristics of a semiconductor device by reducing parasite capacitance.
- In the present invention, a contact plug is formed on a contact area using a selective epitaxial growing method and a self-aligned contact which is formed by a selective etching rate between an epitaxial layer and an oxide layer.
- In accordance with an aspect of the present invention, there is provided a method for forming a semiconductor comprising the steps of: forming word lines over a semiconductor substrate, wherein a plurality of contact areas are formed between the word lines; forming epitaxial layers for contact plugs on the contact areas, thereby forming a resulting structure; forming air gaps on non-contact areas on which the epitaxial layers is not formed, by depositing an interlayer insulation layer on the resulting structure; and patterning the interlayer insulation layer so as to expose the epitaxial layers.
- Other objects and aspects of the present invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, in which:
- FIGS. 1A and 1B are cross-sectional views illustrating a method for forming a self-aligned contact with an air gap according to the present invention.
- Hereinafter, the present invention will be described in detail referring to the accompanying drawings.
- FIGS. 1A and 1B illustrate a method for forming a self-aligned contact with an air gap according to the present invention.
- First, referring to FIG. 1A,
field oxide layers 13 are formed in asemiconductor substrate 11 in order to define active regions and field regions (non-active regions). Aconduction layer 15 for a gate electrode is formed on thesemiconductor substrate 11 and amask insulation layer 17, such as a nitride or oxide layer, is formed on theconduction layer 15. Themask insulation layer 17 and theconduction layer 15 are patterned in a predetermined size and an amorphous carbon layer forspacers 19 are formed on sidewalls of themask insulation layer 17 and theconduction layer 15, thereby exposing portions of thesemiconductor substrate 11 between the patterned stacks. At this time, thespacers 19 are made of as an oxide or nitride layer. - Referring to FIG. 1B,
epitaxial layers 23 for a contact plug are formed on the exposed portion of thesemiconductor substrate 11 by the selective epitaxial growing method. In the selective epitaxial growing method, theepitaxial layers 23 are formed only on thesemiconductor substrate 11, such as a silicon or silicon-germanium layer, because themask insulation layer 17 and thespacers 19 function as barriers to epitaxial growing. In the preferred embodiment, an insulation layer or a nitride layer (not shown) as a barrier layer to the epitaxial growth is formed on non-contact areas and this barrier layer is removed after forming theepitaxial layers 23. - After removing the barrier layer to the epitaxial growth, an
interlayer insulation layer 25, an oxide layer, is formed on the resulting structure though the PECVD (Plasma Enhanced Chemical Vapor Deposition) method. When theinterlayer insulation layer 25 is formed by the PECVD method, the non-contact areas between the word lines (theconduction layer 15 for a gate electrode) are filled with anair gap 21 because the PECVD method has a demerit in topology of theinterlayer insulation layer 25. It is quite different from what is required in the general semiconductor processing techniques. Especially, in the PECVD method according to the present invention, the low power of RF bias is kept for poor topology of theinterlayer insulation layer 25. The use of theair gap 21 may remove a gap filling process required in a conventional semiconductor processing method. In DRAM memory devices, thisair gap 21 may reduce parasite capacitance. Typically, in the case where an oxide layer or a nitride layer, which has higher dielectric constant than the air, is used a gap filling materials, these materials may increase the parasite capacitance and require much more refresh operations of memory devives. However, since the present invention uses theair gap 21 as a gap filling materials, the parasite capacitance loaded on a bit line may be reduced and an additional gap filling process is not required. - After forming the
interlayer insulation layer 25 having poor topology, theinterlayer insulation layer 25 is patterned using an etching mask (not shown) so that thetop surface 27 of theepitaxial layers 23 is exposed between the patterns formed by theinterlayer insulation layer 25. At this time, although the patterns of theinterlayer insulation layer 25 are misaligned, an undesired interconnection of theconduction layer 15 and the following conduction layer for a charge storage electrode may be prevented. - On the other hand, the
interlayer insulation layer 25 is etched by carbon and fluorine-bearing gases and particularly, C2F6, C3F8, C4F8, C5F8, C4F6 and their mixtures may be used for a high selective etching rate to theinterlayer insulation layer 25 against theinterlayer insulation layer 25. Also, C, H and F-bearing gases, such as CH3F, CH2F2, C2HF5, C3H2F6 and their mixtures, may be used to increase the selective etching rate to theinterlayer insulation layer 25. In the preferred embodiment, an inert gas, such as Ar or He, may be contained to stabilize plasma while theinterlayer insulation layer 25 is etched and the isotropic dry-etching process is applied to theinterlayer insulation layer 25 to remove polymer which may cause theepitaxial layers 23 to be damaged. - As apparent from the above, the present invention may omit an additional gap filling process with an epitaxial layer growth of a charge storage electrode. Accordingly, this reduced parasite capacitance improves operation speed of the memory devices and the epitaxial layer provides sufficient processing margin which increases the yield of the semiconductor memory devices.
- Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR99-61956 | 1999-12-24 | ||
KR1999-61956 | 1999-12-24 | ||
KR1019990061956A KR20010063852A (en) | 1999-12-24 | 1999-12-24 | A method for forming a self aligned contact of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010023123A1 true US20010023123A1 (en) | 2001-09-20 |
US6362073B2 US6362073B2 (en) | 2002-03-26 |
Family
ID=19629514
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/740,948 Expired - Lifetime US6362073B2 (en) | 1999-12-24 | 2000-12-21 | Method for forming semiconductor device having low parasite capacitance using air gap and self-aligned contact plug |
Country Status (4)
Country | Link |
---|---|
US (1) | US6362073B2 (en) |
JP (1) | JP5084074B2 (en) |
KR (1) | KR20010063852A (en) |
TW (1) | TW561576B (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6574130B2 (en) | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6643165B2 (en) | 2001-07-25 | 2003-11-04 | Nantero, Inc. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US6835591B2 (en) | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US20050042879A1 (en) * | 2003-08-22 | 2005-02-24 | Zhiping Yin | Masking methods |
US20050067673A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Adjustable self-aligned air gap dielectric for low capacitance wiring |
US20050098105A1 (en) * | 2003-11-06 | 2005-05-12 | Fuss Jeff N. | Chemical vapor deposition apparatus and methods |
US20050255702A1 (en) * | 2004-05-17 | 2005-11-17 | Honeycutt Jeffrey W | Methods of processing a semiconductor substrate |
US20070111436A1 (en) * | 2005-05-19 | 2007-05-17 | Micron Technology, Inc. | Method of manufacturing sidewall spacers on a memory device, and device comprising same |
US20090283745A1 (en) * | 2001-07-25 | 2009-11-19 | Nantero, Inc. | Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles |
US9281361B2 (en) | 2012-09-21 | 2016-03-08 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002009149A (en) * | 2000-06-20 | 2002-01-11 | Toshiba Corp | Semiconductor device and its manufacturing method |
US6919592B2 (en) * | 2001-07-25 | 2005-07-19 | Nantero, Inc. | Electromechanical memory array using nanotube ribbons and method for making same |
US6924538B2 (en) * | 2001-07-25 | 2005-08-02 | Nantero, Inc. | Devices having vertically-disposed nanofabric articles and methods of making the same |
US7259410B2 (en) * | 2001-07-25 | 2007-08-21 | Nantero, Inc. | Devices having horizontally-disposed nanofabric articles and methods of making the same |
US6989108B2 (en) * | 2001-08-30 | 2006-01-24 | Micron Technology, Inc. | Etchant gas composition |
US7176505B2 (en) * | 2001-12-28 | 2007-02-13 | Nantero, Inc. | Electromechanical three-trace junction devices |
KR100632036B1 (en) * | 2002-12-30 | 2006-10-04 | 동부일렉트로닉스 주식회사 | Method for manufacturing memory device |
US7560136B2 (en) * | 2003-01-13 | 2009-07-14 | Nantero, Inc. | Methods of using thin metal layers to make carbon nanotube films, layers, fabrics, ribbons, elements and articles |
JPWO2007004535A1 (en) * | 2005-07-05 | 2009-01-29 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
KR100672823B1 (en) * | 2005-07-18 | 2007-01-22 | 삼성전자주식회사 | Method of forming conductive pattern in a semiconductor device |
JP4795817B2 (en) * | 2006-03-02 | 2011-10-19 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US7649239B2 (en) * | 2006-05-04 | 2010-01-19 | Intel Corporation | Dielectric spacers for metal interconnects and method to form the same |
JP5326949B2 (en) * | 2009-09-09 | 2013-10-30 | 株式会社日立製作所 | Semiconductor device |
US8390079B2 (en) | 2010-10-28 | 2013-03-05 | International Business Machines Corporation | Sealed air gap for semiconductor chip |
KR20120121727A (en) * | 2011-04-27 | 2012-11-06 | 에스케이하이닉스 주식회사 | Semiconductor cell and method for forming the same, cell array, semiconductor device, semiconductor module, semiconductor system, electronic unit and electronic system |
CN104025263B (en) | 2011-12-30 | 2018-07-03 | 英特尔公司 | Self-enclosed asymmetric interconnection structure |
US8847401B2 (en) | 2012-10-31 | 2014-09-30 | International Business Machines Corporation | Semiconductor structure incorporating a contact sidewall spacer with a self-aligned airgap and a method of forming the semiconductor structure |
US8772938B2 (en) | 2012-12-04 | 2014-07-08 | Intel Corporation | Semiconductor interconnect structures |
KR102188063B1 (en) | 2015-01-21 | 2020-12-07 | 삼성전자 주식회사 | Semiconductor Device |
KR102403604B1 (en) | 2015-08-31 | 2022-05-30 | 삼성전자주식회사 | Semiconductor device having air spacer and method of fabricating the same |
US10256296B2 (en) | 2015-11-24 | 2019-04-09 | International Business Machines Corporation | Middle-of-line (MOL) capacitance reduction for self-aligned contact in gate stack |
KR102407069B1 (en) * | 2018-01-02 | 2022-06-10 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
KR102444707B1 (en) * | 2018-03-26 | 2022-09-19 | 에스케이하이닉스 주식회사 | Semiconductor device with ultra low k spacer and method for fabricating the same |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5324683A (en) * | 1993-06-02 | 1994-06-28 | Motorola, Inc. | Method of forming a semiconductor structure having an air region |
JP3348542B2 (en) * | 1994-10-06 | 2002-11-20 | ソニー株式会社 | Method for patterning silicon-based material layer |
US5599745A (en) * | 1995-06-07 | 1997-02-04 | Micron Technology, Inc. | Method to provide a void between adjacent conducting lines in a semiconductor device |
JP3700231B2 (en) * | 1996-01-25 | 2005-09-28 | ソニー株式会社 | Method for forming connection hole |
JPH10144886A (en) * | 1996-09-11 | 1998-05-29 | Toshiba Corp | Semiconductor device and fabrication thereof |
JP3085231B2 (en) * | 1997-02-20 | 2000-09-04 | 日本電気株式会社 | Method for manufacturing semiconductor device |
JP3919921B2 (en) * | 1997-09-26 | 2007-05-30 | 三菱電機株式会社 | Semiconductor device |
JPH11163133A (en) * | 1997-11-26 | 1999-06-18 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
JPH11297828A (en) * | 1998-04-14 | 1999-10-29 | Sony Corp | Semiconductor device and manufacture thereof |
JP2000100976A (en) * | 1998-09-21 | 2000-04-07 | Matsushita Electronics Industry Corp | Semiconductor memory device and manufacture thereof |
US6180453B1 (en) * | 1998-12-21 | 2001-01-30 | Vanguard International Semiconductor Corporation | Method to fabricate a DRAM cell with an area equal to five times the minimum used feature, squared |
US6130151A (en) * | 1999-05-07 | 2000-10-10 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing air gap in multilevel interconnection |
US6261942B1 (en) * | 2000-01-24 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | Dual metal-oxide layer as air bridge |
-
1999
- 1999-12-24 KR KR1019990061956A patent/KR20010063852A/en not_active Application Discontinuation
-
2000
- 2000-12-21 US US09/740,948 patent/US6362073B2/en not_active Expired - Lifetime
- 2000-12-25 JP JP2000391991A patent/JP5084074B2/en not_active Expired - Fee Related
- 2000-12-26 TW TW089127863A patent/TW561576B/en active
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8101976B2 (en) | 2001-07-25 | 2012-01-24 | Nantero Inc. | Device selection circuitry constructed with nanotube ribbon technology |
US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
US20090283745A1 (en) * | 2001-07-25 | 2009-11-19 | Nantero, Inc. | Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles |
US7745810B2 (en) | 2001-07-25 | 2010-06-29 | Nantero, Inc. | Nanotube films and articles |
US6836424B2 (en) | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6643165B2 (en) | 2001-07-25 | 2003-11-04 | Nantero, Inc. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
US6574130B2 (en) | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
US6835591B2 (en) | 2001-07-25 | 2004-12-28 | Nantero, Inc. | Methods of nanotube films and articles |
US7915066B2 (en) | 2001-12-28 | 2011-03-29 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
US20050042879A1 (en) * | 2003-08-22 | 2005-02-24 | Zhiping Yin | Masking methods |
WO2005022617A1 (en) * | 2003-08-22 | 2005-03-10 | Micron Technology, Inc. | Masking methods |
US20060264018A1 (en) * | 2003-08-22 | 2006-11-23 | Zhiping Yin | Masking methods |
US7105431B2 (en) | 2003-08-22 | 2006-09-12 | Micron Technology, Inc. | Masking methods |
US7470606B2 (en) | 2003-08-22 | 2008-12-30 | Micron Technology, Inc. | Masking methods |
US20050067673A1 (en) * | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Adjustable self-aligned air gap dielectric for low capacitance wiring |
US20060202302A1 (en) * | 2003-09-30 | 2006-09-14 | International Business Machines Corporation | Adjustable self-aligned air gap dielectric for low capacitance wiring |
US7071532B2 (en) | 2003-09-30 | 2006-07-04 | International Business Machines Corporation | Adjustable self-aligned air gap dielectric for low capacitance wiring |
US7358148B2 (en) | 2003-09-30 | 2008-04-15 | International Business Machines Corporation | Adjustable self-aligned air gap dielectric for low capacitance wiring |
US20050098105A1 (en) * | 2003-11-06 | 2005-05-12 | Fuss Jeff N. | Chemical vapor deposition apparatus and methods |
US7354631B2 (en) | 2003-11-06 | 2008-04-08 | Micron Technology, Inc. | Chemical vapor deposition apparatus and methods |
US7115524B2 (en) | 2004-05-17 | 2006-10-03 | Micron Technology, Inc. | Methods of processing a semiconductor substrate |
US7432212B2 (en) | 2004-05-17 | 2008-10-07 | Micron Technology, Inc. | Methods of processing a semiconductor substrate |
US20060258161A1 (en) * | 2004-05-17 | 2006-11-16 | Micron Technology, Inc. | Methods of processing a semiconductor substrate |
US20050255702A1 (en) * | 2004-05-17 | 2005-11-17 | Honeycutt Jeffrey W | Methods of processing a semiconductor substrate |
US7459742B2 (en) * | 2005-05-19 | 2008-12-02 | Micron Technology, Inc. | Method of manufacturing sidewall spacers on a memory device, and device comprising same |
US7601591B2 (en) | 2005-05-19 | 2009-10-13 | Micron Technology, Inc. | Method of manufacturing sidewall spacers on a memory device, and device comprising same |
US20080119053A1 (en) * | 2005-05-19 | 2008-05-22 | Micron Technology, Inc. | Method of manufacturing sidewall spacers on a memory device, and device comprising same |
US20070111436A1 (en) * | 2005-05-19 | 2007-05-17 | Micron Technology, Inc. | Method of manufacturing sidewall spacers on a memory device, and device comprising same |
US9281361B2 (en) | 2012-09-21 | 2016-03-08 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
JP2001230320A (en) | 2001-08-24 |
US6362073B2 (en) | 2002-03-26 |
TW561576B (en) | 2003-11-11 |
JP5084074B2 (en) | 2012-11-28 |
KR20010063852A (en) | 2001-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6362073B2 (en) | Method for forming semiconductor device having low parasite capacitance using air gap and self-aligned contact plug | |
US6716766B2 (en) | Process variation resistant self aligned contact etch | |
KR100375218B1 (en) | Methods of fabricating a semiconductor device using an anti-reflective layer and a self-aligned contact technique and semiconductor devices fabricated thereby | |
KR100512904B1 (en) | Fabricating method for semiconductor device | |
KR100403328B1 (en) | Forming method for self aligned contact of semiconductor device | |
KR100382730B1 (en) | Metal contact structure in semiconductor device and forming method thereof | |
KR100376986B1 (en) | Manufacturing method for semiconductor device | |
US11930633B2 (en) | Semiconductor device and method for preparing semiconductor device | |
KR100431818B1 (en) | Forming method for self aligned contact of semiconductor device | |
US20220102350A1 (en) | Semiconductor device and method for preparing semiconductor device | |
KR100440079B1 (en) | Forming method for self aligned contact of semiconductor device | |
KR100440076B1 (en) | Forming method for self aligned contact of semiconductor device | |
KR100753031B1 (en) | Method of forming contact hole in semiconductor device | |
KR100310823B1 (en) | Contact hole formation method of semiconductor device | |
KR100430688B1 (en) | Method of forming contact hole of semiconductor device | |
KR100835506B1 (en) | Manufacturing method of semiconductor device | |
KR950012033B1 (en) | Method of manufacturing a contact for vlsi device | |
KR0172546B1 (en) | Method of forming storage electrode contact hole of semiconductor device | |
KR100418090B1 (en) | Method for manufacturing a semiconductor device | |
KR100400298B1 (en) | A method of manufacturing self align contact of semiconductor device | |
KR100399935B1 (en) | Method for manufacturing semiconductor device | |
KR930009476B1 (en) | Manufacturing method of self-aligned contact in semiconductor device | |
KR100494649B1 (en) | Method for fabricating semiconductor device | |
KR100218731B1 (en) | Process for fabricating semiconductor device | |
KR20030001079A (en) | A forming method of bitline using ArF photo resist |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, JIN-WOONG;REEL/FRAME:011766/0753 Effective date: 20010420 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |