US20010023134A1 - Method of manufacturing a semiconductor device including a seamless shallow trench isolation step - Google Patents
Method of manufacturing a semiconductor device including a seamless shallow trench isolation step Download PDFInfo
- Publication number
- US20010023134A1 US20010023134A1 US09/052,152 US5215298A US2001023134A1 US 20010023134 A1 US20010023134 A1 US 20010023134A1 US 5215298 A US5215298 A US 5215298A US 2001023134 A1 US2001023134 A1 US 2001023134A1
- Authority
- US
- United States
- Prior art keywords
- trench
- insulating film
- film
- etching
- depositing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
Definitions
- the present invention relates to a method of manufacturing a semiconductor device having a trench isolation, and more specifically, a method of manufacturing a semiconductor device having a trench filled with a seamless insulating film.
- a memory cell of a semiconductor memory device is formed of a capacitor and a transfer gate. Each memory cell is isolated from others by a shallow trench filled with an insulating film.
- the isolation method employed herein is called “Shallow Trench Isolation”.
- the trench in the case where the integration level of the devices is not so high and an opening width of the shallow trench is not so narrow, the trench can be completely filled with the insulating film.
- the opening width of the shallow trench becomes narrow. As a result, it becomes difficult to completely fill the trench with the insulating film.
- the shallow trench has a narrow opening width, seams and a void are inevitably formed in the interface of the insulating film buried within the trench and inside the insulating film, respectively. If the seams and void are present, etching is further advanced from the seam formation region and the void is exposed by etching in a later wet-etching process using hydrofluoric acid or ammonium fluoride. Consequently, deformation will be induced and the planarization of the surface will be degraded.
- a method for preventing the generation of the seams and void is disclosed in U.S. Pat. publication No. 4,714,520. In this method, a trench is filled with an insulating film in two steps.
- a first insulating film is deposited in the trench in a thickness of 30 to 50% of the total depth thereof. After the first insulating film is etched up to 50 to 80% of the total depth, the trench is filled with a second insulating film.
- the disclosed method employs dry etching using an etching gas such as HCl after the first insulating film is deposited. For this reason, the first insulating film remains after the dry etching in such a manner that it covers the inner-wall of the trench uniformly in almost the same thickness. As a result, the opening width of the trench becomes substantially smaller than designed. If the second insulating film is deposited in this state, the trench cannot be completely filled with the insulating film. The seams and void are inevitably generated.
- an etching gas such as HCl
- Another object of the present invention is to provide a method of manufacturing a semiconductor device capable of forming a device-isolation trench filled with an insulating film without seams and a void to prevent electric short circuiting between gate electrodes, thereby preventing a decrease in a yield of the device.
- FIGS. 1A to 1 E are cross-sectional views showing the steps of manufacturing a semiconductor device according to the present invention in a stepwise manner
- FIGS. 2A to 2 R are cross sectional views showing the steps of manufacturing a DRAM, including the STI formation step shown in FIGS. 1A to 1 E.
- FIGS. 1A to 1 E show STI formation steps.
- a pad oxidation film (SiO 2 ) 12 and a pad nitride film (Si 3 N 4 ) film 13 are successively deposited over an entire surface of a single crystalline Si semiconductor substrate 11 .
- a photoresist film 14 is then formed and patterned so as to have an opening at a predetermined STI formation region.
- the substrate 11 is etched by RIE using the photoresist film 14 as a mask. As a result, the substrate 11 is etched away in a depth of about 250 nm from the surface to form a trench 15 .
- the resultant substrate is subjected to oxidation at 1000° C. in a dry oxidation atmosphere to remove damages by RIE, thereby forming an oxidation film (SiO 2 ) 16 (10 nm thick).
- a liner nitride film (Si 3 N 4 ) 17 (about 8 nm thick) is deposited over the entire surface of the resultant substrate by LP-CVD to protect the inner wall of the trench.
- a TEOS (tetraethyl orthosilicate) film 18 (about 600 nm thick) is deposited over the entire surface by a CVD method to fill the trench 15 .
- a TEOS film deposition step if the aspect ratio of the opening width 15 of the trench is small, seams 19 will appear in the interface of the TEOS film 18 and a void 20 will be formed inside the TEOS film 18 , as mentioned above.
- the TEOS film 18 is etched back by the wet etching using hydrofluoric acid up to the planarized surface of the substrate 11 .
- the seams 19 and the void 20 are exposed.
- the TEOS film 18 is etched under such conditions that the etching rate of the TEOS film 18 of the upper portion of the trench 15 is larger than that of the bottom portion thereof.
- Such conditions are satisfied if the wet-etching is performed by using hydrofluoric acid.
- the TEOS film 18 deposited first is left much at bottom corner portions of the trench 15 and a taper is formed on the side wall.
- a second TEOS film 21 is deposited over the entire surface by the CVD method to fill the trench 15 completely. Since the second TEOS film 21 is deposited, the TEOS film can be filled in the trench without seams and void.
- the resultant substrate is thereafter subjected to a planarization process and a gate-formation process.
- the surface of a p-type single-crystalline Si semiconductor substrate 31 is oxidized with heat to form a buffer oxidation film 32 .
- n-type impurity ions are injected from the surface of the substrate 31 toward the deep inside via the buffer oxide film 32 .
- an n-type well 33 (hereinafter, referred to as “buried well”) is formed.
- the buried well 33 is drawn out to the surface of the substrate 31 via a draw-out well (not shown).
- the silicon nitride film 34 is formed on the buffer oxidation film 32 .
- a photoresist film 36 is formed on the silicon oxide film 35 .
- the photoresist film 36 is then selectively exposed to light using the photoresist film as a mask, and subjected to a development process to form a window at a portion of the photoresist film 36 corresponding to a cell capacitor formation region.
- the stacked film 37 which consists of the buffer oxide film 32 , the silicon nitride film 34 and the silicon oxide film 35 , is selectively etched to form a window 38 for forming a deep trench for a cell capacitor.
- the substrate 31 is selectively etched by RIE using the stacked film 37 as a mask. As a result, a deep trench 39 is formed.
- a dielectric film 40 serving as a capacitor is formed on the side wall of the deep trench 39 .
- a so-called ON film may be used which is formed of a silicon nitride film and an oxide film. After an n-type impurity doped polysilicon is deposited over the entire surface, the polysilicon is etched back to leave the polysilicon film 41 deep in the deep trench 39 , more specifically, in the vicinity of a buried well 33 .
- the silicon oxide film is deposited.
- the silicon oxide film is then etched away by RIE to form a silicon oxide film 42 called “collar oxide” on the upper side wall of the deep trench 39 .
- the stacked film 37 is etched little by little until the present step, with the result that the thickness of the film 37 is reduced.
- the uppermost silicon oxide film 35 is completely removed and the silicon nitride film 34 is exposed.
- the n-type impurity doped polysilicon is deposited over the entire surface.
- the polysilicon is etched back to leave a polysilicon film 43 in the middle of the deep trench 39 .
- the silicon oxide (collar oxide) film 42 exposed on the upper side wall of the deep trench 39 is removed.
- an exposed surface 44 is formed on the side wall near the opening of the deep trench 39 .
- the n-type impurity doped polysilicon is deposited over the entire surface and etched back to form a polysilicon film 45 inside the deep trench 39 near the opening thereof. Subsequently, the exposed surface of the polysilicon 45 is oxidized with heat to form the silicon oxide film 46 . Then, n-type impurity ions are dispersed into the substrate 31 from the surface of the polysilicon film 45 via the exposed surface 44 to form an n-type impurity dispersion region 47 (hereinafter referred to as “buried strap”) near the surface of the substrate 31 .
- buried strap n-type impurity dispersion region 47
- a photoresist film 48 is formed which has an opening in which the region including the upper portion of the deep trench 39 (corresponding to an element isolation region) is partly exposed.
- the stacked film 37 , the silicon oxide film 46 , the polysilicon film 45 , the polysilicon film 43 , the collar oxide film 42 , and the substrate 31 are selectively etched by RIE using the photoresist film 48 as a mask.
- a shallow trench 49 is formed.
- the bottom of the shallow trench 49 is positioned between the deepest portion of the buried strap 47 and the shallowest portion of the buried well 33 .
- the depth of the shallow trench 49 is, for example, about 250 nm as measured from the surface of the substrate 31 , as explained in FIG. 1B.
- the photoresist film 48 is completely removed.
- the substrate is oxidized in a dry oxidation atmosphere at 1000° C. to remove the damage given by RIE.
- a silicon oxide film 50 (STI oxidation film) of 10 nm thick is formed.
- a silicon nitride film (liner nitride film) 51 (about 8 nm thick) is formed over the entire substrate by LP-CVD to protect the inner wall of the trench.
- the TEOS is etched back up to about the planarized plane of the substrate 31 by wet etching using a hydrofluoric acid solution.
- the deposited first TEOS film is partially left much at bottom corners inside the shallow trench 49 and a taper form appears in the side wall, as explained in FIG. 1D.
- the second TEOS film is deposited over the entire surface by the CVD method to form a TEOS film 52 .
- the TEOS film 52 is removed from the surface successively by CMP. Since the upper layer silicon nitride film 34 of the stacked film 37 serves as a stopper, the TEOS film 52 is left only inside the shallow trench 49 .
- the stacked film 37 is then removed to expose the surface of the substrate 31 , which corresponds to the device activation region.
- the exposed surface of the substrate 31 is oxidized with heat to form a gate oxide film 53 .
- p- or n-type impurity ions may be injected into the substrate 31 in order to adjust a threshold voltage of a transfer gate of a memory cell or a transistor constituting a peripheral circuit to a predetermined value.
- a photoresist film (not shown) is further deposited on the resultant surface and patterned.
- the silicon nitride film 56 , the tungsten silicide film 55 and the polysilicon film 54 are selectively etched by RIE using the patterned photoresist film as a mask to form a word line pattern 57 .
- n-type impurity ions are injected into the substrate 31 using the word line pattern 57 as a mask, thereby forming an n-type source/drain region 58 .
- the source/drain region 58 is electrically connected to the buried strap 47 .
- the side wall of the word line pattern 57 is oxidized with heat to form a side wall insulating film 59 . Subsequently, a silicon nitride film 60 is formed over the entire surface.
- An insulating film such as BPSG is then deposited over the entire surface to form a first interlayer insulating film 61 .
- a photoresist film (not shown) is deposited over the interlayer insulating film 61 , exposed to light, and developed, thereby patterning the photoresist film so as to form a window at a position corresponding to a contact hole.
- the interlayer insulating film 61 is selectively etched by RIE using the photoresist film as a mask to form a contact hole 62 in the interlayer insulating film 61 .
- an n-type impurity doped polysilicon is formed over the entire surface.
- the polysilicon is removed by CMP successively from the surface thereof.
- the polysilicon is left inside the contact hole 62 , which serves as a polysilicon film (contact plug) 63 electrically connected to the source/drain region 58 .
- a second interlayer insulating film 64 is formed by depositing an insulating film such as BPSG on the first interlayer insulating film 61 . Then, a photoresist film (not shown) is formed on the second interlayer insulating film 64 and patterned so as to have a groove corresponding to a bit line. The second interlayer insulating film 64 is selectively etched by RIE using the photoresist film mentioned above as a mask to form a groove 65 for buried wiring in the interlayer insulating film 64 . Thereafter, a metal such as tungsten is deposited over the entire surface. The metal is removed successively from the surface by CMP so as to leave the metal in the groove 65 , thereby forming metal wiring 66 . The metal wiring 66 thus obtained is used as a bit line (BL).
- BL bit line
- the present invention is not limited to the aforementioned embodiments and may be modified in various ways.
- the silicon oxide film (STI oxide film) 50 is formed on the inner wall of the shallow trench 49 and then the silicon nitride film (liner nitride film) 51 is formed over the entire surface to protect the trench inner wall.
- the silicon nitride film 51 is not necessary to form depending upon later manufacturing steps.
- the present invention makes it possible to prevent seams and void from being generated in the insulating film when the trench is filled with the insulating film for device isolation.
- the present invention can provide a method of manufacturing a semiconductor device capable of improving the yield thereof.
- the present invention makes it possible to prevent the seams and void from being generated in the insulating film buried in the device isolation trench. It is therefore possible to provide a method of manufacturing a semiconductor device capable of preventing electric short circuit between the gate electrodes, thereby preventing a decrease in the device yield.
Abstract
Description
- The present invention relates to a method of manufacturing a semiconductor device having a trench isolation, and more specifically, a method of manufacturing a semiconductor device having a trench filled with a seamless insulating film.
- A memory cell of a semiconductor memory device, DRAM, is formed of a capacitor and a transfer gate. Each memory cell is isolated from others by a shallow trench filled with an insulating film. The isolation method employed herein is called “Shallow Trench Isolation”.
- In the DRAM, in the case where the integration level of the devices is not so high and an opening width of the shallow trench is not so narrow, the trench can be completely filled with the insulating film.
- However, with the progress of miniaturization of the device, the opening width of the shallow trench becomes narrow. As a result, it becomes difficult to completely fill the trench with the insulating film. When the shallow trench has a narrow opening width, seams and a void are inevitably formed in the interface of the insulating film buried within the trench and inside the insulating film, respectively. If the seams and void are present, etching is further advanced from the seam formation region and the void is exposed by etching in a later wet-etching process using hydrofluoric acid or ammonium fluoride. Consequently, deformation will be induced and the planarization of the surface will be degraded.
- Since these seams and void are filled with polysilicon deposition performed thereafter, the buried polysilicon in the seams and void remains without being removed even if CMP and RIE are applied thereafter. Consequently, short circuiting occurs between gate electrodes, decreasing the yield of the device.
- A method for preventing the generation of the seams and void is disclosed in U.S. Pat. publication No. 4,714,520. In this method, a trench is filled with an insulating film in two steps.
- More specifically, a first insulating film is deposited in the trench in a thickness of 30 to 50% of the total depth thereof. After the first insulating film is etched up to 50 to 80% of the total depth, the trench is filled with a second insulating film.
- However, the disclosed method employs dry etching using an etching gas such as HCl after the first insulating film is deposited. For this reason, the first insulating film remains after the dry etching in such a manner that it covers the inner-wall of the trench uniformly in almost the same thickness. As a result, the opening width of the trench becomes substantially smaller than designed. If the second insulating film is deposited in this state, the trench cannot be completely filled with the insulating film. The seams and void are inevitably generated.
- It is an object of the present invention to provide a method of manufacturing a semiconductor device capable of forming a device-isolation trench filled with an insulating film without seams and a void, thereby improving a yield of device.
- Another object of the present invention is to provide a method of manufacturing a semiconductor device capable of forming a device-isolation trench filled with an insulating film without seams and a void to prevent electric short circuiting between gate electrodes, thereby preventing a decrease in a yield of the device.
- According to the present invention, there is provided a method of manufacturing a semiconductor device comprising the steps of:
- forming a trench in a semiconductor substrate;
- depositing a first insulating film in the trench;
- etching back the first insulating film by a wet-etching method; and
- depositing a second insulating film in the trench.
- According to the present invention, there is provided a method of manufacturing a semiconductor device comprising the steps of:
- forming a trench-type capacitor by forming a first trench in a semiconductor substrate;
- forming a second trench in the semiconductor substrate, the second trench serving as device isolation and being shallower than the first trench;
- depositing a first insulating film over the entire surface of the semiconductor substrate including the second trench so as not to fill the second trench, completely;
- etching back the first insulating film by a wet-etching method;
- depositing a second insulating film to fill the second trench, completely; and
- forming a transfer gate connected to the trench type capacitor.
- Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.
- The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.
- FIGS. 1A to1E are cross-sectional views showing the steps of manufacturing a semiconductor device according to the present invention in a stepwise manner; and
- FIGS. 2A to2R are cross sectional views showing the steps of manufacturing a DRAM, including the STI formation step shown in FIGS. 1A to 1E.
- Now, the present invention will be explained in the form of embodiments with reference to the accompanying drawings.
- FIGS. 1A to1E show STI formation steps. In the first place, as shown in FIG. 1A, a pad oxidation film (SiO2) 12 and a pad nitride film (Si3N4)
film 13 are successively deposited over an entire surface of a single crystallineSi semiconductor substrate 11. Aphotoresist film 14 is then formed and patterned so as to have an opening at a predetermined STI formation region. - Then, as shown in FIG. 1B, the
substrate 11 is etched by RIE using thephotoresist film 14 as a mask. As a result, thesubstrate 11 is etched away in a depth of about 250 nm from the surface to form atrench 15. After thephotoresist film 14 used in the etching step is removed by ashing, the resultant substrate is subjected to oxidation at 1000° C. in a dry oxidation atmosphere to remove damages by RIE, thereby forming an oxidation film (SiO2) 16 (10 nm thick). Furthermore, a liner nitride film (Si3N4) 17 (about 8 nm thick) is deposited over the entire surface of the resultant substrate by LP-CVD to protect the inner wall of the trench. - As shown in FIG. 1C, a TEOS (tetraethyl orthosilicate) film18 (about 600 nm thick) is deposited over the entire surface by a CVD method to fill the
trench 15. In the TEOS film deposition step, if the aspect ratio of theopening width 15 of the trench is small,seams 19 will appear in the interface of the TEOSfilm 18 and avoid 20 will be formed inside the TEOSfilm 18, as mentioned above. - As shown in FIG. 1D, the TEOS
film 18 is etched back by the wet etching using hydrofluoric acid up to the planarized surface of thesubstrate 11. As a result, theseams 19 and the void 20 are exposed. TheTEOS film 18 is etched under such conditions that the etching rate of theTEOS film 18 of the upper portion of thetrench 15 is larger than that of the bottom portion thereof. Such conditions are satisfied if the wet-etching is performed by using hydrofluoric acid. As a result of the etch back, theTEOS film 18 deposited first is left much at bottom corner portions of thetrench 15 and a taper is formed on the side wall. - Next, as shown in FIG. 1E, a
second TEOS film 21 is deposited over the entire surface by the CVD method to fill thetrench 15 completely. Since thesecond TEOS film 21 is deposited, the TEOS film can be filled in the trench without seams and void. The resultant substrate is thereafter subjected to a planarization process and a gate-formation process. - Now, we will explain a method of manufacturing a DRAM, including the STI formation step shown in FIGS. 1A to1E.
- First, as shown in FIG. 2A, the surface of a p-type single-crystalline
Si semiconductor substrate 31 is oxidized with heat to form abuffer oxidation film 32. Then, n-type impurity ions are injected from the surface of thesubstrate 31 toward the deep inside via thebuffer oxide film 32. In this way, an n-type well 33 (hereinafter, referred to as “buried well”) is formed. The buried well 33 is drawn out to the surface of thesubstrate 31 via a draw-out well (not shown). Thereafter, thesilicon nitride film 34 is formed on thebuffer oxidation film 32. After asilicon nitride film 35 is formed on thesilicon nitride film 34, aphotoresist film 36 is formed on thesilicon oxide film 35. Thephotoresist film 36 is then selectively exposed to light using the photoresist film as a mask, and subjected to a development process to form a window at a portion of thephotoresist film 36 corresponding to a cell capacitor formation region. - The stacked
film 37, which consists of thebuffer oxide film 32, thesilicon nitride film 34 and thesilicon oxide film 35, is selectively etched to form awindow 38 for forming a deep trench for a cell capacitor. - As shown in FIG. 2B, after the
photoresist film 36 is removed, thesubstrate 31 is selectively etched by RIE using the stackedfilm 37 as a mask. As a result, adeep trench 39 is formed. - As shown in FIG. 2C, a
dielectric film 40 serving as a capacitor is formed on the side wall of thedeep trench 39. As an example of thedielectric film 40, a so-called ON film may be used which is formed of a silicon nitride film and an oxide film. After an n-type impurity doped polysilicon is deposited over the entire surface, the polysilicon is etched back to leave thepolysilicon film 41 deep in thedeep trench 39, more specifically, in the vicinity of a buried well 33. - As shown in FIG. 2D, after the
dielectric film 40 exposed on the upper side wall of thedeep trench 39 is removed by wet etching, the silicon oxide film is deposited. The silicon oxide film is then etched away by RIE to form asilicon oxide film 42 called “collar oxide” on the upper side wall of thedeep trench 39. - The stacked
film 37 is etched little by little until the present step, with the result that the thickness of thefilm 37 is reduced. For example, in FIG. 2D, the uppermostsilicon oxide film 35 is completely removed and thesilicon nitride film 34 is exposed. - As shown in FIG. 2E, the n-type impurity doped polysilicon is deposited over the entire surface. The polysilicon is etched back to leave a
polysilicon film 43 in the middle of thedeep trench 39. - As shown in FIG. 2F, the silicon oxide (collar oxide)
film 42 exposed on the upper side wall of thedeep trench 39 is removed. In this way, an exposedsurface 44 is formed on the side wall near the opening of thedeep trench 39. - As shown in FIG. 2G, the n-type impurity doped polysilicon is deposited over the entire surface and etched back to form a
polysilicon film 45 inside thedeep trench 39 near the opening thereof. Subsequently, the exposed surface of thepolysilicon 45 is oxidized with heat to form thesilicon oxide film 46. Then, n-type impurity ions are dispersed into thesubstrate 31 from the surface of thepolysilicon film 45 via the exposedsurface 44 to form an n-type impurity dispersion region 47 (hereinafter referred to as “buried strap”) near the surface of thesubstrate 31. - As shown in FIG. 2H, a
photoresist film 48 is formed which has an opening in which the region including the upper portion of the deep trench 39 (corresponding to an element isolation region) is partly exposed. - As shown in FIG. 2I, the stacked
film 37, thesilicon oxide film 46, thepolysilicon film 45, thepolysilicon film 43, thecollar oxide film 42, and thesubstrate 31 are selectively etched by RIE using thephotoresist film 48 as a mask. In this manner, ashallow trench 49 is formed. The bottom of theshallow trench 49 is positioned between the deepest portion of the buriedstrap 47 and the shallowest portion of the buried well 33. The depth of theshallow trench 49 is, for example, about 250 nm as measured from the surface of thesubstrate 31, as explained in FIG. 1B. Thereafter, thephotoresist film 48 is completely removed. - As shown in FIG. 2J, after the
photoresist film 48 is removed by ashing, the substrate is oxidized in a dry oxidation atmosphere at 1000° C. to remove the damage given by RIE. As a result, a silicon oxide film 50 (STI oxidation film) of 10 nm thick is formed. Furthermore, a silicon nitride film (liner nitride film) 51 (about 8 nm thick) is formed over the entire substrate by LP-CVD to protect the inner wall of the trench. - As shown in FIG. 2K, after the first TEOS film (about 600 nm thick) is deposited over the entire surface by the CVD method, the TEOS is etched back up to about the planarized plane of the
substrate 31 by wet etching using a hydrofluoric acid solution. At this time, the deposited first TEOS film is partially left much at bottom corners inside theshallow trench 49 and a taper form appears in the side wall, as explained in FIG. 1D. Subsequently, the second TEOS film is deposited over the entire surface by the CVD method to form aTEOS film 52. - As shown in FIG. 2L, the
TEOS film 52 is removed from the surface successively by CMP. Since the upper layersilicon nitride film 34 of the stackedfilm 37 serves as a stopper, theTEOS film 52 is left only inside theshallow trench 49. - As shown in FIG. 2M, the stacked
film 37 is then removed to expose the surface of thesubstrate 31, which corresponds to the device activation region. - As shown in FIG. 2N, the exposed surface of the
substrate 31 is oxidized with heat to form agate oxide film 53. Before thegate oxide film 53 is formed, p- or n-type impurity ions may be injected into thesubstrate 31 in order to adjust a threshold voltage of a transfer gate of a memory cell or a transistor constituting a peripheral circuit to a predetermined value. - As shown in FIG. 20, after the n-type impurity doped
polysilicon film 54, atungsten silicide film 55, and asilicon nitride film 56 are formed over the entire surface, a photoresist film (not shown) is further deposited on the resultant surface and patterned. Thesilicon nitride film 56, thetungsten silicide film 55 and thepolysilicon film 54 are selectively etched by RIE using the patterned photoresist film as a mask to form aword line pattern 57. After the photoresist film is removed, n-type impurity ions are injected into thesubstrate 31 using theword line pattern 57 as a mask, thereby forming an n-type source/drain region 58. The source/drain region 58 is electrically connected to the buriedstrap 47. - As shown in FIG. 2P, the side wall of the
word line pattern 57 is oxidized with heat to form a sidewall insulating film 59. Subsequently, asilicon nitride film 60 is formed over the entire surface. - An insulating film such as BPSG is then deposited over the entire surface to form a first
interlayer insulating film 61. Subsequently, a photoresist film (not shown) is deposited over theinterlayer insulating film 61, exposed to light, and developed, thereby patterning the photoresist film so as to form a window at a position corresponding to a contact hole. - As shown in FIG,2Q, the
interlayer insulating film 61 is selectively etched by RIE using the photoresist film as a mask to form acontact hole 62 in theinterlayer insulating film 61. Subsequently, an n-type impurity doped polysilicon is formed over the entire surface. The polysilicon is removed by CMP successively from the surface thereof. As a result, the polysilicon is left inside thecontact hole 62, which serves as a polysilicon film (contact plug) 63 electrically connected to the source/drain region 58. - As shown in FIG. 2R, a second
interlayer insulating film 64 is formed by depositing an insulating film such as BPSG on the firstinterlayer insulating film 61. Then, a photoresist film (not shown) is formed on the secondinterlayer insulating film 64 and patterned so as to have a groove corresponding to a bit line. The secondinterlayer insulating film 64 is selectively etched by RIE using the photoresist film mentioned above as a mask to form agroove 65 for buried wiring in theinterlayer insulating film 64. Thereafter, a metal such as tungsten is deposited over the entire surface. The metal is removed successively from the surface by CMP so as to leave the metal in thegroove 65, thereby formingmetal wiring 66. Themetal wiring 66 thus obtained is used as a bit line (BL). - In the method of manufacturing a DRAM, after the first TEOS film is deposited and then etched back by wet etching using a hydrofluoric acid solution to remove the seams and void generated during the first TEOS deposition step, and then second TEOS is deposited to form STI. It is therefore possible to bury the TEOS film in the trench without seams and void which inevitably appear in the conventional method. As a result, the planarization of the substrate is ensured. Furthermore, the polysilicon deposited during the word line formation step does not remain on the STI region. It is therefore possible to prevent electric short circuit between the gate electrodes (word lines).
- It goes without saying that the present invention is not limited to the aforementioned embodiments and may be modified in various ways. In the aforementioned embodiments, the silicon oxide film (STI oxide film)50 is formed on the inner wall of the
shallow trench 49 and then the silicon nitride film (liner nitride film) 51 is formed over the entire surface to protect the trench inner wall. However, thesilicon nitride film 51 is not necessary to form depending upon later manufacturing steps. - As explained in the foregoing, the present invention makes it possible to prevent seams and void from being generated in the insulating film when the trench is filled with the insulating film for device isolation. Hence, the present invention can provide a method of manufacturing a semiconductor device capable of improving the yield thereof.
- Furthermore, the present invention makes it possible to prevent the seams and void from being generated in the insulating film buried in the device isolation trench. It is therefore possible to provide a method of manufacturing a semiconductor device capable of preventing electric short circuit between the gate electrodes, thereby preventing a decrease in the device yield.
- Additional advantages and modifications will readily occurs to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (18)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/052,152 US6333274B2 (en) | 1998-03-31 | 1998-03-31 | Method of manufacturing a semiconductor device including a seamless shallow trench isolation step |
JP10301037A JPH11297811A (en) | 1998-03-31 | 1998-10-22 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/052,152 US6333274B2 (en) | 1998-03-31 | 1998-03-31 | Method of manufacturing a semiconductor device including a seamless shallow trench isolation step |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010023134A1 true US20010023134A1 (en) | 2001-09-20 |
US6333274B2 US6333274B2 (en) | 2001-12-25 |
Family
ID=21975804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/052,152 Expired - Lifetime US6333274B2 (en) | 1998-03-31 | 1998-03-31 | Method of manufacturing a semiconductor device including a seamless shallow trench isolation step |
Country Status (2)
Country | Link |
---|---|
US (1) | US6333274B2 (en) |
JP (1) | JPH11297811A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6518641B2 (en) * | 2001-05-18 | 2003-02-11 | International Business Machines Corporation | Deep slit isolation with controlled void |
US20050032275A1 (en) * | 2001-12-10 | 2005-02-10 | Akio Toda | Mos semiconductor device |
US20050095806A1 (en) * | 2003-10-31 | 2005-05-05 | Nevin William A. | Method for forming a filled trench in a semiconductor layer of a semiconductor substrate, and a semiconductor substrate with a semiconductor layer having a filled trench therein |
US20080001196A1 (en) * | 2006-06-28 | 2008-01-03 | International Business Machines Corporation | Trench capacitors and memory cells using trench capacitors and method of fabricating same |
CN102263053A (en) * | 2010-05-24 | 2011-11-30 | 南亚科技股份有限公司 | Methods of seamless gap filling |
CN103531521A (en) * | 2013-10-18 | 2014-01-22 | 上海华力微电子有限公司 | Method for forming shallow trench isolation structure |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6323046B1 (en) * | 1998-08-25 | 2001-11-27 | Micron Technology, Inc. | Method and apparatus for endpointing a chemical-mechanical planarization process |
US6482716B1 (en) * | 2000-01-11 | 2002-11-19 | Infineon Technologies North America Corp. | Uniform recess depth of recessed resist layers in trench structure |
JP2001196326A (en) * | 2000-01-11 | 2001-07-19 | Tokyo Electron Ltd | Method of forming tungsten silicide film and method of manufacturing gate electrode/wiring |
KR20010084524A (en) * | 2000-02-26 | 2001-09-06 | 박종섭 | Method for forming isolation region of semiconductor device |
KR100354439B1 (en) * | 2000-12-08 | 2002-09-28 | 삼성전자 주식회사 | Method of forming trench type isolation layer |
JP4911826B2 (en) * | 2001-02-27 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
KR100390239B1 (en) * | 2001-06-22 | 2003-07-07 | 주식회사 하이닉스반도체 | Manufacturing method for field oxide of semiconductor device |
JP2003142484A (en) * | 2001-10-31 | 2003-05-16 | Mitsubishi Electric Corp | Method of manufacturing semiconductor device |
KR100417211B1 (en) * | 2001-12-20 | 2004-02-05 | 동부전자 주식회사 | Method of making metal wiring in semiconductor device |
US20030146490A1 (en) * | 2002-02-07 | 2003-08-07 | Semiconductor Components Industries, Llc. | Semiconductor device and method of providing regions of low substrate capacitance |
JP2003273206A (en) | 2002-03-18 | 2003-09-26 | Fujitsu Ltd | Semiconductor and its manufacturing method |
TW536775B (en) * | 2002-04-18 | 2003-06-11 | Nanya Technology Corp | Manufacturing method of shallow trench isolation structure |
US6620677B1 (en) * | 2002-05-31 | 2003-09-16 | Infineon Technologies Ag | Support liner for isolation trench height control in vertical DRAM processing |
TW557529B (en) * | 2002-07-15 | 2003-10-11 | Nanya Technology Corp | Method of measuring a resistance in a deep trench |
JP2004193585A (en) | 2002-11-29 | 2004-07-08 | Fujitsu Ltd | Method for manufacturing semiconductor device and semiconductor device |
JP2004207564A (en) * | 2002-12-26 | 2004-07-22 | Fujitsu Ltd | Semiconductor device and manufacturing method therefor |
US6869860B2 (en) * | 2003-06-03 | 2005-03-22 | International Business Machines Corporation | Filling high aspect ratio isolation structures with polysilazane based material |
KR100506460B1 (en) * | 2003-10-31 | 2005-08-05 | 주식회사 하이닉스반도체 | A transistor of a semiconductor device and A method for forming the same |
US6949795B2 (en) * | 2003-11-13 | 2005-09-27 | Micron Technology, Inc. | Structure and method of fabricating a transistor having a trench gate |
JP2005251973A (en) * | 2004-03-04 | 2005-09-15 | Fujitsu Ltd | Semiconductor device and manufacturing method thereof |
KR100764742B1 (en) * | 2006-06-16 | 2007-10-08 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
JP2008010551A (en) * | 2006-06-28 | 2008-01-17 | Toshiba Corp | Semiconductor device and its manufacturing method |
KR100790296B1 (en) * | 2006-12-04 | 2008-01-02 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory device |
KR100780598B1 (en) * | 2006-12-05 | 2007-11-30 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device with bulb type recess gate |
KR100878015B1 (en) | 2007-01-31 | 2009-01-13 | 삼성전자주식회사 | Method for removing of oxides and method for filling a trench using the same |
KR100861218B1 (en) * | 2007-06-26 | 2008-09-30 | 주식회사 동부하이텍 | Method of manufacturing flash memory device |
CN104183571B (en) * | 2013-05-27 | 2018-01-23 | 联华电子股份有限公司 | Straight-through silicon wafer perforation and its manufacture craft |
JP6364544B2 (en) | 2015-03-30 | 2018-07-25 | 三井化学株式会社 | Method for manufacturing buried planarization film and method for manufacturing electronic device |
TWI733850B (en) * | 2016-07-27 | 2021-07-21 | 美商應用材料股份有限公司 | Seamless trench fill using deposition/etch techniques |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4222792A (en) | 1979-09-10 | 1980-09-16 | International Business Machines Corporation | Planar deep oxide isolation process utilizing resin glass and E-beam exposure |
US4394196A (en) | 1980-07-16 | 1983-07-19 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of etching, refilling and etching dielectric grooves for isolating micron size device regions |
JPS57204133A (en) | 1981-06-10 | 1982-12-14 | Hitachi Ltd | Manufacture of semiconductor integrated circuit |
US4528047A (en) | 1984-06-25 | 1985-07-09 | International Business Machines Corporation | Method for forming a void free isolation structure utilizing etch and refill techniques |
US4689656A (en) | 1984-06-25 | 1987-08-25 | International Business Machines Corporation | Method for forming a void free isolation pattern and resulting structure |
US4680614A (en) | 1984-06-25 | 1987-07-14 | Beyer Klaus D | Planar void free isolation structure |
US4656497A (en) | 1984-11-01 | 1987-04-07 | Ncr Corporation | Trench isolation structures |
US4639288A (en) * | 1984-11-05 | 1987-01-27 | Advanced Micro Devices, Inc. | Process for formation of trench in integrated circuit structure using isotropic and anisotropic etching |
USH204H (en) | 1984-11-29 | 1987-02-03 | At&T Bell Laboratories | Method for implanting the sidewalls of isolation trenches |
US4714520A (en) | 1985-07-25 | 1987-12-22 | Advanced Micro Devices, Inc. | Method for filling a trench in an integrated circuit structure without producing voids |
US4835115A (en) | 1987-12-07 | 1989-05-30 | Texas Instruments Incorporated | Method for forming oxide-capped trench isolation |
US4847214A (en) | 1988-04-18 | 1989-07-11 | Motorola Inc. | Method for filling trenches from a seed layer |
US5244841A (en) | 1988-11-10 | 1993-09-14 | Applied Materials, Inc. | Method for planarizing an integrated circuit structure using low melting inorganic material and flowing while depositing |
JPH0834242B2 (en) | 1988-12-08 | 1996-03-29 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5223736A (en) | 1989-09-27 | 1993-06-29 | Texas Instruments Incorporated | Trench isolation process with reduced topography |
US5106777A (en) | 1989-09-27 | 1992-04-21 | Texas Instruments Incorporated | Trench isolation process with reduced topography |
US5306940A (en) | 1990-10-22 | 1994-04-26 | Nec Corporation | Semiconductor device including a locos type field oxide film and a U trench penetrating the locos film |
EP0562127B1 (en) * | 1991-10-14 | 2001-04-25 | Denso Corporation | Method for fabrication of semiconductor device |
US5387550A (en) | 1992-02-07 | 1995-02-07 | Micron Technology, Inc. | Method for making a fillet for integrated circuit metal plug |
US5229316A (en) * | 1992-04-16 | 1993-07-20 | Micron Technology, Inc. | Semiconductor processing method for forming substrate isolation trenches |
US5358891A (en) * | 1993-06-29 | 1994-10-25 | Intel Corporation | Trench isolation with planar topography and method of fabrication |
US5508234A (en) | 1994-10-31 | 1996-04-16 | International Business Machines Corporation | Microcavity structures, fabrication processes, and applications thereof |
US5807782A (en) * | 1995-09-25 | 1998-09-15 | Vanguard International Semiconductor Corporation | Method of manufacturing a stacked capacitor having a fin-shaped storage electrode on a dynamic random access memory cell |
US5719088A (en) * | 1995-11-13 | 1998-02-17 | Motorola, Inc. | Method of fabricating semiconductor devices with a passivated surface |
US5817580A (en) * | 1996-02-08 | 1998-10-06 | Micron Technology, Inc. | Method of etching silicon dioxide |
-
1998
- 1998-03-31 US US09/052,152 patent/US6333274B2/en not_active Expired - Lifetime
- 1998-10-22 JP JP10301037A patent/JPH11297811A/en active Pending
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6518641B2 (en) * | 2001-05-18 | 2003-02-11 | International Business Machines Corporation | Deep slit isolation with controlled void |
US20050032275A1 (en) * | 2001-12-10 | 2005-02-10 | Akio Toda | Mos semiconductor device |
US7193269B2 (en) * | 2001-12-10 | 2007-03-20 | Nec Corporation | MOS semiconductor device |
US20050095806A1 (en) * | 2003-10-31 | 2005-05-05 | Nevin William A. | Method for forming a filled trench in a semiconductor layer of a semiconductor substrate, and a semiconductor substrate with a semiconductor layer having a filled trench therein |
WO2005045922A1 (en) * | 2003-10-31 | 2005-05-19 | Analog Devices, Inc. | Method for forming a filled trench in a semiconductor layer |
US7122416B2 (en) | 2003-10-31 | 2006-10-17 | Analog Devices, Inc. | Method for forming a filled trench in a semiconductor layer of a semiconductor substrate, and a semiconductor substrate with a semiconductor layer having a filled trench therein |
US20080001196A1 (en) * | 2006-06-28 | 2008-01-03 | International Business Machines Corporation | Trench capacitors and memory cells using trench capacitors and method of fabricating same |
US20080246068A1 (en) * | 2006-06-28 | 2008-10-09 | Kangguo Cheng | Trench capacitors and memory cells using trench capacitors |
US7709320B2 (en) * | 2006-06-28 | 2010-05-04 | International Business Machines Corporation | Method of fabricating trench capacitors and memory cells using trench capacitors |
US7888722B2 (en) | 2006-06-28 | 2011-02-15 | International Business Machines Corporation | Trench capacitors and memory cells using trench capacitors |
CN102263053A (en) * | 2010-05-24 | 2011-11-30 | 南亚科技股份有限公司 | Methods of seamless gap filling |
CN103531521A (en) * | 2013-10-18 | 2014-01-22 | 上海华力微电子有限公司 | Method for forming shallow trench isolation structure |
Also Published As
Publication number | Publication date |
---|---|
US6333274B2 (en) | 2001-12-25 |
JPH11297811A (en) | 1999-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6333274B2 (en) | Method of manufacturing a semiconductor device including a seamless shallow trench isolation step | |
US8294236B2 (en) | Semiconductor device having dual-STI and manufacturing method thereof | |
US7153727B2 (en) | Semiconductor device and method of manufacturing the same | |
US6649508B1 (en) | Methods of forming self-aligned contact structures in semiconductor integrated circuit devices | |
US6743695B2 (en) | Shallow trench isolation method and method for manufacturing non-volatile memory device using the same | |
US5950090A (en) | Method for fabricating a metal-oxide semiconductor transistor | |
US6613621B2 (en) | Methods of forming self-aligned contact pads using a damascene gate process | |
US6255160B1 (en) | Cell design and process for making dynamic random access memory (DRAM) having one or more Gigabits of memory cells | |
US6335279B2 (en) | Method of forming contact holes of semiconductor device | |
JP4064674B2 (en) | Method for forming metal contact of semiconductor element | |
US20060097314A1 (en) | Semiconductor device and method of manufacturing the same | |
US7678692B2 (en) | Fabrication method for a damascene bit line contact plug | |
US6348374B1 (en) | Process for 4F2 STC cell having vertical MOSFET and buried-bitline conductor structure | |
JP3953981B2 (en) | Integrated circuit manufacturing method | |
US6458692B1 (en) | Method of forming contact plug of semiconductor device | |
US6159808A (en) | Method of forming self-aligned DRAM cell | |
JPH11168199A (en) | Semiconductor memory device and manufacture thereof | |
US20070090436A1 (en) | Deep trench capacitor | |
US8823107B2 (en) | Method for protecting the gate of a transistor and corresponding integrated circuit | |
JP5112577B2 (en) | Manufacturing method of semiconductor device | |
US6248636B1 (en) | Method for forming contact holes of semiconductor memory device | |
JP5735680B2 (en) | Semiconductor device and manufacturing method thereof | |
JP3935786B2 (en) | Method for forming integrated circuit | |
US7696075B2 (en) | Method of fabricating semiconductor device having a recess channel structure therein | |
KR100388222B1 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NADAHARA, SOICHI;NAKAO, TAKASHI;YOSHIDA, SEIKO;REEL/FRAME:009368/0685 Effective date: 19980715 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AKATSU, HIROYUKI;REEL/FRAME:009371/0972 Effective date: 19980604 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |