US20010028098A1 - Method and structure of manufacturing a high-q inductor with an air trench - Google Patents
Method and structure of manufacturing a high-q inductor with an air trench Download PDFInfo
- Publication number
- US20010028098A1 US20010028098A1 US09/873,133 US87313301A US2001028098A1 US 20010028098 A1 US20010028098 A1 US 20010028098A1 US 87313301 A US87313301 A US 87313301A US 2001028098 A1 US2001028098 A1 US 2001028098A1
- Authority
- US
- United States
- Prior art keywords
- spiral
- metal line
- recited
- dielectric layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 21
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 229910052751 metal Inorganic materials 0.000 claims abstract description 108
- 239000002184 metal Substances 0.000 claims abstract description 108
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 11
- 229910052721 tungsten Inorganic materials 0.000 claims description 11
- 239000010937 tungsten Substances 0.000 claims description 11
- 238000005229 chemical vapour deposition Methods 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 8
- 239000012212 insulator Substances 0.000 claims description 5
- 238000005498 polishing Methods 0.000 claims description 5
- 239000000126 substance Substances 0.000 claims description 5
- 238000004544 sputter deposition Methods 0.000 claims description 4
- 230000003071 parasitic effect Effects 0.000 abstract description 7
- 238000000206 photolithography Methods 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 239000004065 semiconductor Substances 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000005755 formation reaction Methods 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- -1 gold Chemical class 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F2017/0046—Printed inductances with a conductive path having a bridge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates to a method and a structure of manufacturing an inductor in a monolithic circuit, and more particularly to a method and a structure of manufacturing an inductor with a high-quality factor and an air trench.
- ICs integrated circuits
- VLSI very large scale integrated
- the above-mentioned circuits include active devices, such as bipolar junction transistors (BJTs), field effect transistors (FETs) and diodes, and passive devices, such as resistors and capacitors.
- BJTs bipolar junction transistors
- FETs field effect transistors
- resistors and capacitors passive devices
- RF circuits which are applied in communication equipment, such as cellular telephones (i.e. mobile telephones), cordless telephones, wireless modems and so on.
- RF circuits hinges on the ability to manufacture inductors with an appropriately high quality factor.
- the quality factor of inductors manufactured by semiconductor technology is less than 5, which does not meet desirable requirements.
- certain low-resistance metals, such as gold can be used to increase the quality factor, it cannot be implemented by the current semiconductor technology.
- the real inductor consists of an ideal inductor L, a resistor R s and a capacitor C d , wherein the ideal inductor L and the resistor R s are connected to each other in series and then are coupled to the capacitor C d in parallel.
- the resistor R s of a spiral metal line used for forming the real inductor is considered to be a main factor in reducing the quality factor thereof.
- One way to resolve this problem is to widen the metal line. However, this increases the area occupied by the metal line and the parasitic capacitance C d that follows.
- the increased area is opposed to the miniaturization of the inductor.
- the parasitic capacitance decreases the self-resonance frequency of the inductor, which, as a result, limits the range of the operating frequency thereof.
- the quality factor Q is directly proportional to the angle frequency and is inversely proportional to the series resistor, so the metal line cannot be optionally widened.
- an object of the invention is to provide a method and a structure of manufacturing an inductor with a high quality factor and an air trench in a monolithic circuit.
- the inductor manufactured by the invention has a lower series resistance and a lower parasitic capacitance. Therefore, the inductor of the invention has lower energy losses, a higher quality factor and a higher operating frequency.
- an inductor in a monolithic circuit has the following structure.
- a plurality of spiral metal lines formed over a substrate.
- a plurality of via plugs formed in the dielectric layers to connect two adjacent spiral metal lines to each other.
- a spiral air trench formed along the spacing of the spiral metal lines in the dielectric layers.
- a method of manufacturing an inductor according to the invention comprises the following steps.
- a plurality of spiral metal lines aligned with each other is formed over a substrate.
- a plurality of dielectric layers, each of which is located between two adjacent spiral metal lines, is formed over the substrate.
- a via plug is formed in each dielectric layer to connect two adjacent spiral metal lines.
- An upper dielectric layer is formed over the spiral metal lines.
- a spiral air trench is formed in the dielectric layers along the spacing of the spiral metal lines.
- FIG. 1 is a schematic circuit diagram illustrating an equivalent circuit of a real inductor
- FIG. 2 is a top view illustrating an inductor manufactured by a preferred embodiment of the invention
- FIGS. 3 A- 3 H are cross-sectional views illustrating a method of manufacturing an inductor according to the preferred embodiment of the invention.
- FIGS. 4 A- 4 C are cross-sectional views illustrating another method of forming a spiral air trench after the step shown in FIG. 3E;
- FIGS. 5 A- 5 C are cross-sectional views illustrating a further method of forming a spiral air trench after the step shown in FIG. 3E.
- FIG. 2 is a top view of an inductor manufactured by a preferred embodiment of the invention.
- an inductor 20 formed on a semiconductor substrate includes a spiral conductive line 22 .
- One end of the spiral conductive line 22 is electrically connected to a first bonding pad 26 via a first connective line 24 while the other end thereof is electrically connected to a second bonding pad 29 via a second connective line 28 .
- the bonding pads 26 and 29 are used to electrically connect other circuits.
- a spiral air trench 23 (indicated by a dash line) is formed along the gap of the spiral conductive line 22 to reduce the parasitic capacitance thereof and increase the quality factor thereof.
- a lower metal line 34 such as an aluminum line, is formed by sputtering and photolithography on an insulator 32 .
- an insulator 32 such as a silicon oxide layer, which is deposited on a substrate 30 , such as a silicon substrate.
- the lower metal line 34 serves as a first connective line.
- a lower dielectric layer 36 such as a silicon oxide layer, is formed on the insulator 32 and the lower metal line 34 by, for example, chemical vapor deposition (CVD). It is then planarized by, for example, etch back or chemical mechanical polishing (CMP) to facilitate subsequent photolithography.
- the lower dielectric layer 36 is patterned to form via holes (not shown) by, for example, photolithography and etching until portions of the surface of the lower metal line 34 are exposed.
- a metal layer (not shown), such as a tungsten layer, is formed over the substrate 30 by, for example, chemical vapor deposition; it completely fills the via holes to electrically connect the lower metal line 34 (which serves as the first connective line). Then, part of the metal layer above the level of the lower dielectric layer 36 is removed by planarization to form first via plugs 38 , such as tungsten plugs, by, for example, chemical mechanical polishing or etch back.
- a first spiral metal line 40 a and a first metal line 40 b are formed on the lower dielectric layer 36 by, for example, sputtering and photolithography. As shown in FIG. 3C, the first metal line 40 b and the inner end of the spiral metal line 40 a are connected to the lower metal line 34 (i.e., the first connective line) via the first via plugs 38 .
- a first dielectric layer 42 such as a silicon oxide layer, is formed on the spiral metal line 40 a , the first metal line 40 b and the lower dielectric layer 36 by, for example, chemical vapor deposition. It is then planarized by, for example, etch back or chemical mechanical polishing to facilitate subsequent photolithography. Next, the first dielectric layer 42 is patterned to form via holes (not shown) by, for example, photolithography and etching, until the first spiral metal line 40 a and the first metal line 40 b are exposed. A metal layer (not shown), such as a tungsten layer, is formed over the substrate 30 and completely fills the via holes by, for example, chemical vapor deposition.
- Second via plugs 44 and a third via plug 44 ′ such as tungsten plugs, in the via holes by, for example, chemical mechanical polishing or etch back, thereby connecting the spiral-shaped metal line 40 a and the first metal line 40 b , respectively.
- FIG. 3E the steps shown in FIGS. 3C and 3D are repeated to form a second spiral metal line 46 a on the second via holes 44 , a second metal line 46 b on the third via plug 44 ′, a second dielectric layer 48 on the first dielectric layer 42 , the second spiral metal line 46 a and the second metal line 46 b , fourth via plugs 50 on the second spiral metal line 46 b and a fifth via plug 50 ′ on the second metal line 46 b .
- a third spiral aluminum line 52 a such as a square spiral metal line, is formed on the fourth via plugs 50 ; a third metal line 52 b , such as an aluminum layer, is formed on the fifth via plug 50 ′; and a second connective line 52 c , such as an aluminum layer, is formed on the fourth via plug 50 just above the outer end of the second spiral metal line 46 a by, for example, sputtering, photolithography and etching.
- the third metal line 52 b electrically connects the lower metal line 34 (i.e., the first connective line) and the first bonding pad 26 as shown in FIG. 2, while the second connective line 52 c is electrically connected to the second bonding pad 29 as shown in FIG. 2.
- an upper dielectric layer consisting, for example, of a silicon oxide layer 54 and a silicon nitride layer 56 , is formed on the third spiral metal line 52 a , the third metal line 52 b and the second connective line 52 c by, for example, chemical vapor deposition.
- a positive photoresist 58 having a trench 60 just above the third metal line 52 b is formed on the silicon nitride layer 56 by photolithography. Parts of the silicon oxide layer 54 and the silicon nitride layer 56 just below the trench 60 are removed to expose the third metal line 52 b by etching for subsequently bonding.
- a positive photoresist 62 having a spiral trench 64 aligned with the gaps of the third spiral metal line 52 a , the third metal line 52 b and the second connective line 52 c , is formed on the silicon nitride layer 56 and the third metal line 52 b .
- the spiral trench 64 keeps an appropriate distance from the third spiral metal line 52 a by using an original mask for the formations of the spiral metal lines 40 a , 46 a and 52 a and by adjusting its exposure dose to create a photo bias during development. This step can save a one-mask cost. Referring to FIG.
- parts of the silicon nitride layer 56 , the silicon oxide layer 54 and the dielectric layers 48 and 42 uncovered by the positive photoresist 62 are removed to expose the lower dielectric layer 36 by etching, thereby forming a spiral air trench 66 .
- the inductor according to the invention is completely manufactured.
- the spiral air trench 66 can be first formed before the third metal line 52 b is exposed.
- another silicon nitride layer (not shown) can be formed on the inner surfaces thereof.
- FIGS. 4 A- 4 C show another method of forming an air trench after the step shown in FIG. 3E.
- an oxide layer 68 is formed on the third spiral metal line 52 a , the third metal line 52 b , the second connective line 52 c and the second dielectric layer 48 by, for example, chemical vapor deposition.
- a positive photoresist 70 having a spiral trench 72 aligned with the spacing of the third spiral metal line 52 a , the third metal line 52 b and the second connective line 52 c , is formed on the oxide layer 68 by photolithography.
- the spiral trench 72 keeps an appropriate distance from the third spiral metal line 52 a by using the original mask for the formations of the spiral metal lines 40 a , 46 a and 52 a and by adjusting its exposure dose to create a photo bias during development.
- a spiral air trench 74 is formed in the oxide layer 68 and the dielectric layers 42 and 48 by etching. Then, a silicon nitride layer 76 , serving as a passivation, is formed on the oxide layer 68 and the inner surfaces of the spiral air trench 74 . Referring to FIG. 4C, parts of the silicon nitride layer 76 and the oxide layer 68 just above the third metal line 52 b are removed to form a trench 78 and to expose the third metal line 52 b for subsequent bonding, by photolithography and etching. Thus, an inductor of the invention is completely manufactured.
- FIGS. 5 A- 5 C show a further method of forming an air trench after the step of FIG. 3E.
- an upper dielectric layer consisting, for example, of a silicon oxide layer 80 and a silicon nitride layer 82 , is formed on the third spiral metal line 52 a .
- the third metal line 52 b and the second connective line 52 c by, for example, chemical vapor deposition.
- a positive photoresist 84 having a spiral trench 86 aligned with the spacing of the third spiral metal line 52 a , the third metal line 52 b and the second connective line 52 c , is formed on the silicon nitride layer 82 by photolithography.
- the spiral trench 86 keeps an appropriate distance from the third spiral metal line 52 a by using the original mask for the formations of the spiral metal lines 40 a , 46 a and 52 a and by adjusting its exposure dose to create a photo bias during development.
- an etching process is performed to form a spiral air trench 88 .
- the photoresist 84 is removed.
- a silicon nitride layer 90 serving as a passivation, is formed on the silicon nitride layer 82 and the inner surfaces of the spiral air trench 88 .
- FIG. 5C parts of the silicon nitride layer 90 , silicon oxide layer 82 and silicon nitride layer 80 just above the third metal line 52 b are removed to form a trench 92 , thereby exposing the third metal line 52 b for subsequently bonding.
- an inductor according to the invention is completely manufactured.
- an inductor with an air trench at least comprises the substrate 30 : the spiral metal lines 40 a , 46 a and 52 a ; and the dielectric layers including the insulator 32 , the lower dielectric layer 36 , the dielectric layers 42 and 48 and the upper dielectric layer. Furthermore, a plurality of via plugs 38 , 44 and 50 are formed in the lower dielectric layer 36 and the dielectric layers 42 and 48 , respectively, to connect the metal lines 34 , 40 a , 46 a , and 52 a to each other.
- the spiral air trench 66 , 74 or 88 is formed in the dielectric layers 42 and 48 .
- the inductor which mainly includes the spiral metal lines 40 a , 46 a and 52 a , has the first connective line 34 and the second connective line 52 c .
- the inductor is formed by 4 metal lines (including 3 spiral metal lines) and a plurality of via plugs, wherein there are only 3 turns for each spiral metal line, it is well known by those skilled in the art that the number of metal lines of the inductor and the number of the turns for each spiral metal line are not limited by the embodiment at all.
- the inductor according to the invention includes 3 spiral metal lines and a plurality of via plugs, the cross-sectional area of the inductor is increased, resulting in a decrease in the resistance thereof. Moreover, because no additional area is taken by the structure, it is much better for integration.
- the spiral air trench filled with air which has a lower dielectric constant ( ⁇ 1) can efficiently reduce the parasitic capacitance of the inductor created. As a result, the inductor of the invention, suitable for RF circuits operating at a higher frequency, has a higher quality factor.
Abstract
The structure of a high-Q inductor applied in a monolithic circuit according to the invention comprises a plurality of spiral metal lines and a plurality of dielectric layers, each dielectric layer formed between two adjacent spiral metal lines. Furthermore, via plugs are formed in each dielectric layer to electrically connect two adjacent spiral metal lines. A spiral air trench is formed along the spacing of the spiral metal lines in the dielectric layers. Therefore, the 3D-structure of the inductor of the invention can greatly reduce the series resistance thereof without widening the spiral metal lines. In addition, the spiral air trench, filled with air which has a lower dielectric constant, can efficiently reduce the parasitic capacitance between the spacing of the spiral metal lines. As a result, the inductor of the invention has a higher quality factor at a proper RF operating frequency region.
Description
- This application claims the priority benefit of Taiwan application serial no. 87113032, filed Aug. 7, 1998, the full disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The invention relates to a method and a structure of manufacturing an inductor in a monolithic circuit, and more particularly to a method and a structure of manufacturing an inductor with a high-quality factor and an air trench.
- 2. Description of the Related Art
- The continuous miniaturization of integrated circuits (ICs) is a main trend in the semiconductor industry for the purpose of not only obtaining smaller sizes and lighter weights but also reducing manufacturing costs. Today, many digital circuits and analog circuits, such as complicated microprocessors and operational amplifiers, have been successfully mass produced into ICs by very large scale integrated (VLSI) technology. In general, the above-mentioned circuits include active devices, such as bipolar junction transistors (BJTs), field effect transistors (FETs) and diodes, and passive devices, such as resistors and capacitors.
- However, miniaturization techniques have not been completely developed yet for certain circuits applied in specific areas, including, for example, radio frequency (RF) circuits, which are applied in communication equipment, such as cellular telephones (i.e. mobile telephones), cordless telephones, wireless modems and so on. Miniaturization of the RF circuits hinges on the ability to manufacture inductors with an appropriately high quality factor. Currently, the quality factor of inductors manufactured by semiconductor technology is less than 5, which does not meet desirable requirements. Although certain low-resistance metals, such as gold, can be used to increase the quality factor, it cannot be implemented by the current semiconductor technology.
-
- wherein ω is angle frequency, L is inductance, and Rs is series resistance. Under an ideal condition, the quality factor Q of a non-loss inductor (that is, R=0) is approximately infinite. Even though it is impossible to manufacture the ideal inductor in the real world, an inductor with a high quality factor can be definitely obtained by decreasing the energy losses thereof.
- Referring to FIG. 1, an equivalent circuit of a real inductor is shown. It can be considered that the real inductor consists of an ideal inductor L, a resistor Rs and a capacitor Cd, wherein the ideal inductor L and the resistor Rs are connected to each other in series and then are coupled to the capacitor Cd in parallel. Generally, the resistor Rs of a spiral metal line used for forming the real inductor is considered to be a main factor in reducing the quality factor thereof. One way to resolve this problem is to widen the metal line. However, this increases the area occupied by the metal line and the parasitic capacitance Cd that follows. It is obvious that the increased area is opposed to the miniaturization of the inductor. The parasitic capacitance decreases the self-resonance frequency of the inductor, which, as a result, limits the range of the operating frequency thereof. On the other hand, the quality factor Q is directly proportional to the angle frequency and is inversely proportional to the series resistor, so the metal line cannot be optionally widened.
- In view of the above, an object of the invention is to provide a method and a structure of manufacturing an inductor with a high quality factor and an air trench in a monolithic circuit. The inductor manufactured by the invention has a lower series resistance and a lower parasitic capacitance. Therefore, the inductor of the invention has lower energy losses, a higher quality factor and a higher operating frequency.
- To attain the above-stated object, an inductor in a monolithic circuit according to the invention has the following structure. A plurality of spiral metal lines formed over a substrate. A plurality of dielectric layers, each of which is formed between two adjacent spiral metal lines. A plurality of via plugs formed in the dielectric layers to connect two adjacent spiral metal lines to each other. A spiral air trench formed along the spacing of the spiral metal lines in the dielectric layers. In such a structure having a plurality of spiral metal lines stacked on each other with the via plugs therebetween, the series resistance thereof is greatly decreased without widening the inductor. Moreover, air contained in the spiral air trench with a lower dielectric constant can efficiently reduce the parasitic capacitance of the inductor. Hence, the inductor manufactured based on the structure has a higher quality factor.
- A method of manufacturing an inductor according to the invention comprises the following steps. A plurality of spiral metal lines aligned with each other is formed over a substrate. A plurality of dielectric layers, each of which is located between two adjacent spiral metal lines, is formed over the substrate. A via plug is formed in each dielectric layer to connect two adjacent spiral metal lines. An upper dielectric layer is formed over the spiral metal lines. A spiral air trench is formed in the dielectric layers along the spacing of the spiral metal lines.
- The invention will be more fully understood from the detailed description given hereinbelow and the accompanying drawings, which are given by way of illustration only, and thus do not limit the present invention, and wherein:
- FIG. 1 is a schematic circuit diagram illustrating an equivalent circuit of a real inductor;
- FIG. 2 is a top view illustrating an inductor manufactured by a preferred embodiment of the invention;
- FIGS.3A-3H are cross-sectional views illustrating a method of manufacturing an inductor according to the preferred embodiment of the invention;
- FIGS.4A-4C are cross-sectional views illustrating another method of forming a spiral air trench after the step shown in FIG. 3E; and
- FIGS.5A-5C are cross-sectional views illustrating a further method of forming a spiral air trench after the step shown in FIG. 3E.
- FIG. 2 is a top view of an inductor manufactured by a preferred embodiment of the invention. In FIG. 2, an
inductor 20 formed on a semiconductor substrate includes a spiralconductive line 22. One end of the spiralconductive line 22 is electrically connected to afirst bonding pad 26 via a firstconnective line 24 while the other end thereof is electrically connected to asecond bonding pad 29 via a secondconnective line 28. Thebonding pads conductive line 22 to reduce the parasitic capacitance thereof and increase the quality factor thereof. - Referring to FIGS.3A-3H, a method of manufacturing an inductor according to a preferred embodiment of the invention is shown. In FIG. 3A, a
lower metal line 34, such as an aluminum line, is formed by sputtering and photolithography on aninsulator 32. such as a silicon oxide layer, which is deposited on asubstrate 30, such as a silicon substrate. Thelower metal line 34 serves as a first connective line. - Referring to FIG. 3B, a lower
dielectric layer 36, such as a silicon oxide layer, is formed on theinsulator 32 and thelower metal line 34 by, for example, chemical vapor deposition (CVD). It is then planarized by, for example, etch back or chemical mechanical polishing (CMP) to facilitate subsequent photolithography. The lowerdielectric layer 36 is patterned to form via holes (not shown) by, for example, photolithography and etching until portions of the surface of thelower metal line 34 are exposed. Next, a metal layer (not shown), such as a tungsten layer, is formed over thesubstrate 30 by, for example, chemical vapor deposition; it completely fills the via holes to electrically connect the lower metal line 34 (which serves as the first connective line). Then, part of the metal layer above the level of the lowerdielectric layer 36 is removed by planarization to form first viaplugs 38, such as tungsten plugs, by, for example, chemical mechanical polishing or etch back. - Referring to FIG. 3C, a first
spiral metal line 40 a and afirst metal line 40 b, such as a square spiral aluminum line and an aluminum line, are formed on the lowerdielectric layer 36 by, for example, sputtering and photolithography. As shown in FIG. 3C, thefirst metal line 40 b and the inner end of thespiral metal line 40 a are connected to the lower metal line 34 (i.e., the first connective line) via the first via plugs 38. - Referring to FIG. 3D, a
first dielectric layer 42, such as a silicon oxide layer, is formed on thespiral metal line 40 a, thefirst metal line 40 b and the lowerdielectric layer 36 by, for example, chemical vapor deposition. It is then planarized by, for example, etch back or chemical mechanical polishing to facilitate subsequent photolithography. Next, thefirst dielectric layer 42 is patterned to form via holes (not shown) by, for example, photolithography and etching, until the firstspiral metal line 40 a and thefirst metal line 40 b are exposed. A metal layer (not shown), such as a tungsten layer, is formed over thesubstrate 30 and completely fills the via holes by, for example, chemical vapor deposition. Part of the metal layer above the level of thefirst dielectric layer 42 is removed to form second viaplugs 44 and a third viaplug 44′, such as tungsten plugs, in the via holes by, for example, chemical mechanical polishing or etch back, thereby connecting the spiral-shapedmetal line 40 a and thefirst metal line 40 b, respectively. - Referring to FIG. 3E, the steps shown in FIGS. 3C and 3D are repeated to form a second
spiral metal line 46 a on the second viaholes 44, a second metal line 46 b on the third viaplug 44′, asecond dielectric layer 48 on thefirst dielectric layer 42, the secondspiral metal line 46 a and the second metal line 46 b, fourth viaplugs 50 on the second spiral metal line 46 b and a fifth viaplug 50′ on the second metal line 46 b. Thereafter, a thirdspiral aluminum line 52 a, such as a square spiral metal line, is formed on the fourth viaplugs 50; athird metal line 52 b, such as an aluminum layer, is formed on the fifth viaplug 50′; and a secondconnective line 52 c, such as an aluminum layer, is formed on the fourth viaplug 50 just above the outer end of the secondspiral metal line 46 a by, for example, sputtering, photolithography and etching. Moreover, thethird metal line 52 b electrically connects the lower metal line 34 (i.e., the first connective line) and thefirst bonding pad 26 as shown in FIG. 2, while the secondconnective line 52 c is electrically connected to thesecond bonding pad 29 as shown in FIG. 2. - Referring to FIG. 3F, an upper dielectric layer, consisting, for example, of a
silicon oxide layer 54 and asilicon nitride layer 56, is formed on the thirdspiral metal line 52 a, thethird metal line 52 b and the secondconnective line 52 c by, for example, chemical vapor deposition. Then, apositive photoresist 58 having atrench 60 just above thethird metal line 52 b is formed on thesilicon nitride layer 56 by photolithography. Parts of thesilicon oxide layer 54 and thesilicon nitride layer 56 just below thetrench 60 are removed to expose thethird metal line 52 b by etching for subsequently bonding. - Referring to FIG. 3G, the
positive photoresist 58 is removed. Next, apositive photoresist 62, having aspiral trench 64 aligned with the gaps of the thirdspiral metal line 52 a, thethird metal line 52 b and the secondconnective line 52 c, is formed on thesilicon nitride layer 56 and thethird metal line 52 b. Thespiral trench 64 keeps an appropriate distance from the thirdspiral metal line 52 a by using an original mask for the formations of thespiral metal lines silicon nitride layer 56, thesilicon oxide layer 54 and thedielectric layers positive photoresist 62 are removed to expose the lowerdielectric layer 36 by etching, thereby forming aspiral air trench 66. Thus, the inductor according to the invention is completely manufactured. - Although the
third metal line 52 b is first exposed, and then thespiral air trench 66 is formed, it is obvious for those skilled in the art that the order of the above-stated two steps is exchangeable. That is, thespiral air trench 66 can be first formed before thethird metal line 52 b is exposed. Moreover, to protect the sidewalls of thespiral air trench 66, another silicon nitride layer (not shown) can be formed on the inner surfaces thereof. - FIGS.4A-4C show another method of forming an air trench after the step shown in FIG. 3E. Referring to FIG. 4A, an
oxide layer 68 is formed on the thirdspiral metal line 52 a, thethird metal line 52 b, the secondconnective line 52 c and thesecond dielectric layer 48 by, for example, chemical vapor deposition. Thereafter, apositive photoresist 70, having aspiral trench 72 aligned with the spacing of the thirdspiral metal line 52 a, thethird metal line 52 b and the secondconnective line 52 c, is formed on theoxide layer 68 by photolithography. Thespiral trench 72 keeps an appropriate distance from the thirdspiral metal line 52 a by using the original mask for the formations of thespiral metal lines - Referring to FIG. 4B, using the
positive photoresist 70 as a mask, aspiral air trench 74 is formed in theoxide layer 68 and thedielectric layers silicon nitride layer 76, serving as a passivation, is formed on theoxide layer 68 and the inner surfaces of thespiral air trench 74. Referring to FIG. 4C, parts of thesilicon nitride layer 76 and theoxide layer 68 just above thethird metal line 52 b are removed to form atrench 78 and to expose thethird metal line 52 b for subsequent bonding, by photolithography and etching. Thus, an inductor of the invention is completely manufactured. - FIGS.5A-5C show a further method of forming an air trench after the step of FIG. 3E. Referring to FIG. 5A, an upper dielectric layer, consisting, for example, of a
silicon oxide layer 80 and asilicon nitride layer 82, is formed on the thirdspiral metal line 52 a. thethird metal line 52 b and the secondconnective line 52 c by, for example, chemical vapor deposition. Then, apositive photoresist 84, having aspiral trench 86 aligned with the spacing of the thirdspiral metal line 52 a, thethird metal line 52 b and the secondconnective line 52 c, is formed on thesilicon nitride layer 82 by photolithography. Thespiral trench 86 keeps an appropriate distance from the thirdspiral metal line 52 a by using the original mask for the formations of thespiral metal lines - Referring to FIG. 5B, with the
photoresist 84 serving as a mask, an etching process is performed to form aspiral air trench 88. Thephotoresist 84 is removed. Next, asilicon nitride layer 90, serving as a passivation, is formed on thesilicon nitride layer 82 and the inner surfaces of thespiral air trench 88. Referring to FIG. 5C, parts of thesilicon nitride layer 90,silicon oxide layer 82 andsilicon nitride layer 80 just above thethird metal line 52 b are removed to form atrench 92, thereby exposing thethird metal line 52 b for subsequently bonding. Thus, an inductor according to the invention is completely manufactured. - As can be seen from FIG. 3H, 4C or5C, an inductor with an air trench according to the invention at least comprises the substrate 30: the
spiral metal lines insulator 32, the lowerdielectric layer 36, thedielectric layers plugs dielectric layer 36 and thedielectric layers metal lines spiral air trench dielectric layers spiral metal lines connective line 34 and the secondconnective line 52 c. A silicon nitride layer, serving as a passivation, is formed on the inner surfaces of the spiral air trench. Although the inductor is formed by 4 metal lines (including 3 spiral metal lines) and a plurality of via plugs, wherein there are only 3 turns for each spiral metal line, it is well known by those skilled in the art that the number of metal lines of the inductor and the number of the turns for each spiral metal line are not limited by the embodiment at all. - Since the inductor according to the invention includes 3 spiral metal lines and a plurality of via plugs, the cross-sectional area of the inductor is increased, resulting in a decrease in the resistance thereof. Moreover, because no additional area is taken by the structure, it is much better for integration. The spiral air trench filled with air which has a lower dielectric constant (≅1) can efficiently reduce the parasitic capacitance of the inductor created. As a result, the inductor of the invention, suitable for RF circuits operating at a higher frequency, has a higher quality factor.
- While the invention has been described by way of example and in terms of the preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements as would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (17)
1. A structure of an inductor with an air trench, comprising:
a substrate;
a plurality of spiral metal lines formed over the substrate;
a plurality of dielectric layers, each of which is formed between two adjacent spiral metal lines;
a plurality of via plugs formed in the dielectric layers to connect the spiral metal lines to each other;
a spiral air trench formed along the spacing of the spiral metal lines in the dielectric layers;
a first connective line connecting the inner end of a lower spiral metal line; and
a second connective line connecting the outer end of an upper spiral metal line.
2. The structure as recited in , wherein each spiral metal line is a spiral aluminum layer.
claim 1
3. The structure as recited in , wherein each via plug, is a tungsten plug.
claim 1
4. The structure as recited in , wherein each dielectric layer is a silicon oxide layer.
claim 1
5. The structure as recited in , further comprising a first bonding pad connected to the first connective line and a second bonding, pad connected to the second connective line.
claim 1
6. The structure as recited in , wherein each spiral metal line is a square spiral metal line.
claim 1
7. A method of manufacturing an inductor with an air trench, which is applied in monolithic circuit processing, the method comprising the steps of:
(a) providing a substrate having at least one insulator formed thereon;
(b) forming a lower metal line, serving as a first connective line, on the insulator;
(c) forming a lower dielectric layer, which has at least one via hole, on the lower metal line, wherein the via hole is filled with a first via plug for connecting the lower metal line;
(d) forming a spiral metal line, one end of which is electrically connected to the first via plug, on the lower dielectric layer;
(e) forming a dielectric layer, which has at least one via hole, on the spiral metal line, wherein the via hole is filled with a second via plug for connecting the spiral metal line;
(f) repeating steps (a)-(e) to form a spiral inductor structure;
(g) forming an upper spiral metal line having a second connective line, which is aligned with and electrically connected to the spiral inductor structure, over the substrate;
(h) forming an upper dielectric layer on the upper spiral metal line and over the substrate;
(i) forming a mask on the upper dielectric layer with only the part just above the spacing of the spiral inductor exposed; and
(j) forming a spiral air trench in the upper dielectric layer and the dielectric layer by etching until the lower dielectric layer is exposed.
8. The method as recited in , wherein the lower metal line, the upper spiral metal line and the spiral metal line are made of aluminum by sputtering.
claim 7
9. The method as recited in , wherein the lower dielectric layer and the dielectric layer are made of silicon oxide by chemical vapor deposition.
claim 7
10. The method as recited in , wherein the via plug is a tungsten plug.
claim 7
11. The method as recited in , wherein the steps of forming the via plug comprise:
claim 10
forming a tungsten layer, which completely fills the via hole, on the dielectric layer; and
removing part of the tungsten layer to form a tungsten plug in the via hole.
12. The method as recited in , wherein the step of removing part of the tungsten layer is performed by chemical mechanical polishing.
claim 11
13. The method as recited in , wherein the step of removing part of the tungsten layer is performed by etch back.
claim 11
14. The method as recited in , wherein the upper dielectric layer consists of a silicon oxide layer and a silicon nitride layer, which are formed by chemical vapor deposition.
claim 7
15. The method as recited in , further comprising forming a silicon nitride layer on the inner surface of the spiral air trench to cover the sidewalls and bottom thereof after the spiral air trench is formed.
claim 14
16. The method as recited in , wherein the upper dielectric layer is a silicon oxide layer.
claim 7
17. The method as recited in , further comprising forming a silicon nitride layer on the inner surface of the spiral air trench to cover the sidewalls and bottom thereof after the spiral air trench is formed.
claim 16
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/873,133 US6355535B2 (en) | 1998-08-07 | 2001-06-01 | Method and structure of manufacturing a high-Q inductor with an air trench |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087113023A TW386279B (en) | 1998-08-07 | 1998-08-07 | Inductor structure with air gap and method of manufacturing thereof |
TW87113023 | 1998-08-07 | ||
TW87113023A | 1998-08-07 | ||
US09/260,597 US6326673B1 (en) | 1998-08-07 | 1999-03-02 | Method and structure of manufacturing a high-Q inductor with an air trench |
US09/873,133 US6355535B2 (en) | 1998-08-07 | 2001-06-01 | Method and structure of manufacturing a high-Q inductor with an air trench |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/260,597 Division US6326673B1 (en) | 1998-08-07 | 1999-03-02 | Method and structure of manufacturing a high-Q inductor with an air trench |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010028098A1 true US20010028098A1 (en) | 2001-10-11 |
US6355535B2 US6355535B2 (en) | 2002-03-12 |
Family
ID=21630940
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/260,597 Expired - Lifetime US6326673B1 (en) | 1998-08-07 | 1999-03-02 | Method and structure of manufacturing a high-Q inductor with an air trench |
US09/873,133 Expired - Lifetime US6355535B2 (en) | 1998-08-07 | 2001-06-01 | Method and structure of manufacturing a high-Q inductor with an air trench |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/260,597 Expired - Lifetime US6326673B1 (en) | 1998-08-07 | 1999-03-02 | Method and structure of manufacturing a high-Q inductor with an air trench |
Country Status (2)
Country | Link |
---|---|
US (2) | US6326673B1 (en) |
TW (1) | TW386279B (en) |
Cited By (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6577011B1 (en) * | 1997-07-10 | 2003-06-10 | International Business Machines Corporation | Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same |
US20030122244A1 (en) * | 2001-12-31 | 2003-07-03 | Mou-Shiung Lin | Integrated chip package structure using metal substrate and method of manufacturing the same |
WO2003081616A1 (en) * | 2002-03-21 | 2003-10-02 | Infineon Technologies Ag | Coil on a semiconductor substrate and method for production thereof |
US20050184358A1 (en) * | 1998-12-21 | 2005-08-25 | Megic Corporation | High performance system-on-chip using post passivation process |
US20070090911A1 (en) * | 2005-10-24 | 2007-04-26 | Sheng-Yuan Lee | Embedded inductor element and chip package applying the same |
US20070126543A1 (en) * | 2005-10-12 | 2007-06-07 | Ta-Hsun Yeh | Integrated inductor |
US7247544B1 (en) * | 2002-04-12 | 2007-07-24 | National Semiconductor Corporation | High Q inductor integration |
US20070278691A1 (en) * | 1998-12-21 | 2007-12-06 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US20080100408A1 (en) * | 2006-10-25 | 2008-05-01 | Chih-Hua Chen | Inductor structure |
US20080122029A1 (en) * | 2006-11-03 | 2008-05-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Inductor utilizing pad metal layer |
EP1935008A2 (en) * | 2005-09-30 | 2008-06-25 | Freescale Semiconductor, Inc. | Microelectronic assembly and method for forming the same |
US20090002114A1 (en) * | 2007-06-26 | 2009-01-01 | Ming-Tzong Yang | Integrated inductor |
US20090243113A1 (en) * | 2008-03-31 | 2009-10-01 | Andigilog, Inc. | Semiconductor structure |
US20090261937A1 (en) * | 2007-06-26 | 2009-10-22 | Ching-Chung Ko | Integrated inductor |
US20100059853A1 (en) * | 2008-09-05 | 2010-03-11 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Shielding Layer over Integrated Passive Device Using Conductive Channels |
US20100165585A1 (en) * | 2008-12-26 | 2010-07-01 | Megica Corporation | Chip packages with power management integrated circuits and related techniques |
US20100295150A1 (en) * | 2009-05-22 | 2010-11-25 | Chan Kuei-Ti | Semiconductor device with oxide define dummy feature |
US20110133308A1 (en) * | 2009-05-22 | 2011-06-09 | Chan Kuei-Ti | Semiconductor device with oxide define pattern |
US7960269B2 (en) | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
US7973629B2 (en) | 2001-09-04 | 2011-07-05 | Megica Corporation | Method for making high-performance RF integrated circuits |
US8008775B2 (en) | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US8018060B2 (en) | 2004-09-09 | 2011-09-13 | Megica Corporation | Post passivation interconnection process and structures |
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20120306092A1 (en) * | 2010-11-15 | 2012-12-06 | Tessera, Inc. | Conductive pads defined by embedded traces |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
US8421158B2 (en) | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US20130127584A1 (en) * | 2011-11-17 | 2013-05-23 | International Business Machines Corporation | Redundant Via Structure For Metal Fuse Applications |
US8471361B2 (en) | 2001-12-31 | 2013-06-25 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US8492870B2 (en) | 2002-01-19 | 2013-07-23 | Megica Corporation | Semiconductor package with interconnect layers |
US8535976B2 (en) | 2001-12-31 | 2013-09-17 | Megica Corporation | Method for fabricating chip package with die and substrate |
US8749021B2 (en) | 2006-12-26 | 2014-06-10 | Megit Acquisition Corp. | Voltage regulator integrated with semiconductor chip |
US8809190B2 (en) | 2010-09-17 | 2014-08-19 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US9030029B2 (en) | 2001-12-31 | 2015-05-12 | Qualcomm Incorporated | Chip package with die and substrate |
US9035423B1 (en) * | 2013-12-25 | 2015-05-19 | Mitsubishi Electric Corporation | Semiconductor device with inductor having interleaved windings for controlling capacitance |
US9070678B2 (en) | 2006-11-22 | 2015-06-30 | Tessera, Inc. | Packaged semiconductor chips with array |
US9099296B2 (en) | 2010-12-02 | 2015-08-04 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages with plural active chips |
US9269692B2 (en) | 2010-12-02 | 2016-02-23 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
WO2017052813A1 (en) * | 2015-09-26 | 2017-03-30 | Intel Corporation | Improved package integrated power inductors using lithographically defined vias |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
CN106783808A (en) * | 2015-11-23 | 2017-05-31 | 爱思开海力士有限公司 | Q factor inductor structure high and the RF integrated circuits including it |
US10177213B2 (en) * | 2016-07-14 | 2019-01-08 | International Business Machines Corporation | Magnetic inductor stacks with multilayer isolation layers |
CN112768607A (en) * | 2020-12-31 | 2021-05-07 | 上海交通大学 | High-density MOM capacitor structure and design method thereof |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69931670T2 (en) * | 1998-12-11 | 2006-09-21 | Matsushita Electric Industrial Co., Ltd., Kadoma | High-frequency inductance with high Q-factor |
US6329234B1 (en) * | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
JP4256575B2 (en) * | 2000-08-15 | 2009-04-22 | パナソニック株式会社 | RF passive circuit and RF amplifier with via hole |
US6373121B1 (en) * | 2001-03-23 | 2002-04-16 | United Microelectronics Corp. | Silicon chip built-in inductor structure |
US7148553B1 (en) * | 2001-08-01 | 2006-12-12 | Davies Robert B | Semiconductor device with inductive component and method of making |
US6636139B2 (en) * | 2001-09-10 | 2003-10-21 | Taiwan Semiconductor Manufacturing Company | Structure to reduce the degradation of the Q value of an inductor caused by via resistance |
US20030220708A1 (en) * | 2001-11-28 | 2003-11-27 | Applied Materials, Inc. | Integrated equipment set for forming shallow trench isolation regions |
US6924725B2 (en) * | 2002-03-21 | 2005-08-02 | Infineon Technologies Ag | Coil on a semiconductor substrate and method for its production |
JP3616605B2 (en) * | 2002-04-03 | 2005-02-02 | 沖電気工業株式会社 | Semiconductor device |
US6853079B1 (en) | 2002-08-15 | 2005-02-08 | National Semiconductor Corporation | Conductive trace with reduced RF impedance resulting from the skin effect |
US6703710B1 (en) | 2002-08-15 | 2004-03-09 | National Semiconductor Corporation | Dual damascene metal trace with reduced RF impedance resulting from the skin effect |
US6864581B1 (en) | 2002-08-15 | 2005-03-08 | National Semiconductor Corporation | Etched metal trace with reduced RF impendance resulting from the skin effect |
US6740956B1 (en) * | 2002-08-15 | 2004-05-25 | National Semiconductor Corporation | Metal trace with reduced RF impedance resulting from the skin effect |
US6841847B2 (en) * | 2002-09-04 | 2005-01-11 | Chartered Semiconductor Manufacturing, Ltd. | 3-D spiral stacked inductor on semiconductor material |
JP2004311504A (en) * | 2003-04-02 | 2004-11-04 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US7400025B2 (en) * | 2003-05-21 | 2008-07-15 | Texas Instruments Incorporated | Integrated circuit inductor with integrated vias |
JP4651920B2 (en) * | 2003-07-15 | 2011-03-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
KR100689665B1 (en) * | 2003-11-06 | 2007-03-08 | 삼성전자주식회사 | Method for manufacturing an inductor for a System On Chip |
US7068138B2 (en) * | 2004-01-29 | 2006-06-27 | International Business Machines Corporation | High Q factor integrated circuit inductor |
US7541251B2 (en) * | 2006-02-10 | 2009-06-02 | California Micro Devices | Wire bond and redistribution layer process |
US8717137B2 (en) * | 2006-05-31 | 2014-05-06 | Broadcom Corporation | On-chip inductor using redistribution layer and dual-layer passivation |
JP5578797B2 (en) * | 2009-03-13 | 2014-08-27 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
TWI385680B (en) * | 2009-05-19 | 2013-02-11 | Realtek Semiconductor Corp | Stacked structure of a spiral inductor |
US8836460B2 (en) * | 2012-10-18 | 2014-09-16 | International Business Machines Corporation | Folded conical inductor |
KR101693749B1 (en) * | 2015-04-06 | 2017-01-06 | 삼성전기주식회사 | Inductor device and method of manufacturing the same |
WO2020049176A1 (en) | 2018-09-07 | 2020-03-12 | Lfoundry S.R.L | Method of fabrication of an integrated spiral inductor having low substrate loss |
US11942423B2 (en) | 2021-06-09 | 2024-03-26 | Globalfoundries U.S. Inc. | Series inductors |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5717243A (en) * | 1996-04-24 | 1998-02-10 | Harris Corporation | Integrated circuit with an improved inductor structure and method of fabrication |
US5793272A (en) * | 1996-08-23 | 1998-08-11 | International Business Machines Corporation | Integrated circuit toroidal inductor |
KR100268906B1 (en) * | 1997-09-29 | 2000-10-16 | 김영환 | Method for forming inductor of semiconductor device |
TW363278B (en) * | 1998-01-16 | 1999-07-01 | Winbond Electronics Corp | Preparation method for semiconductor to increase the inductive resonance frequency and Q value |
US6166422A (en) * | 1998-05-13 | 2000-12-26 | Lsi Logic Corporation | Inductor with cobalt/nickel core for integrated circuit structure with high inductance and high Q-factor |
US6258688B1 (en) * | 2000-03-15 | 2001-07-10 | Taiwan Semiconductor Manufacturing Company | Method to form a high Q inductor |
US6180445B1 (en) * | 2000-04-24 | 2001-01-30 | Taiwan Semiconductor Manufacturing Company | Method to fabricate high Q inductor by redistribution layer when flip-chip package is employed |
-
1998
- 1998-08-07 TW TW087113023A patent/TW386279B/en not_active IP Right Cessation
-
1999
- 1999-03-02 US US09/260,597 patent/US6326673B1/en not_active Expired - Lifetime
-
2001
- 2001-06-01 US US09/873,133 patent/US6355535B2/en not_active Expired - Lifetime
Cited By (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6577011B1 (en) * | 1997-07-10 | 2003-06-10 | International Business Machines Corporation | Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same |
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US8487400B2 (en) | 1998-12-21 | 2013-07-16 | Megica Corporation | High performance system-on-chip using post passivation process |
US20050184358A1 (en) * | 1998-12-21 | 2005-08-25 | Megic Corporation | High performance system-on-chip using post passivation process |
US8022545B2 (en) | 1998-12-21 | 2011-09-20 | Megica Corporation | Top layers of metal for high performance IC's |
US8471384B2 (en) | 1998-12-21 | 2013-06-25 | Megica Corporation | Top layers of metal for high performance IC's |
US8415800B2 (en) | 1998-12-21 | 2013-04-09 | Megica Corporation | Top layers of metal for high performance IC's |
US20070278691A1 (en) * | 1998-12-21 | 2007-12-06 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US20070284752A1 (en) * | 1998-12-21 | 2007-12-13 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US20080035972A1 (en) * | 1998-12-21 | 2008-02-14 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080038869A1 (en) * | 1998-12-21 | 2008-02-14 | Megica Corporation | High performance system-on-chip using post passivation process |
US20080044976A1 (en) * | 1998-12-21 | 2008-02-21 | Megica Corporation | High performance system-on-chip using post passivation process |
US7999384B2 (en) | 1998-12-21 | 2011-08-16 | Megica Corporation | Top layers of metal for high performance IC's |
US8531038B2 (en) | 1998-12-21 | 2013-09-10 | Megica Corporation | Top layers of metal for high performance IC's |
US8421158B2 (en) | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US7422941B2 (en) | 1998-12-21 | 2008-09-09 | Megica Corporation | High performance system-on-chip using post passivation process |
US7459761B2 (en) * | 1998-12-21 | 2008-12-02 | Megica Corporation | High performance system-on-chip using post passivation process |
US7884479B2 (en) | 1998-12-21 | 2011-02-08 | Megica Corporation | Top layers of metal for high performance IC's |
US7863654B2 (en) | 1998-12-21 | 2011-01-04 | Megica Corporation | Top layers of metal for high performance IC's |
US8384508B2 (en) | 2001-09-04 | 2013-02-26 | Megica Corporation | Method for making high-performance RF integrated circuits |
US7973629B2 (en) | 2001-09-04 | 2011-07-05 | Megica Corporation | Method for making high-performance RF integrated circuits |
US20030122244A1 (en) * | 2001-12-31 | 2003-07-03 | Mou-Shiung Lin | Integrated chip package structure using metal substrate and method of manufacturing the same |
US8119446B2 (en) * | 2001-12-31 | 2012-02-21 | Megica Corporation | Integrated chip package structure using metal substrate and method of manufacturing the same |
US9030029B2 (en) | 2001-12-31 | 2015-05-12 | Qualcomm Incorporated | Chip package with die and substrate |
US8835221B2 (en) | 2001-12-31 | 2014-09-16 | Qualcomm Incorporated | Integrated chip package structure using ceramic substrate and method of manufacturing the same |
US8535976B2 (en) | 2001-12-31 | 2013-09-17 | Megica Corporation | Method for fabricating chip package with die and substrate |
US9136246B2 (en) | 2001-12-31 | 2015-09-15 | Qualcomm Incorporated | Integrated chip package structure using silicon substrate and method of manufacturing the same |
US8471361B2 (en) | 2001-12-31 | 2013-06-25 | Megica Corporation | Integrated chip package structure using organic substrate and method of manufacturing the same |
US8492870B2 (en) | 2002-01-19 | 2013-07-23 | Megica Corporation | Semiconductor package with interconnect layers |
WO2003081616A1 (en) * | 2002-03-21 | 2003-10-02 | Infineon Technologies Ag | Coil on a semiconductor substrate and method for production thereof |
US7247544B1 (en) * | 2002-04-12 | 2007-07-24 | National Semiconductor Corporation | High Q inductor integration |
US8008775B2 (en) | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US8018060B2 (en) | 2004-09-09 | 2011-09-13 | Megica Corporation | Post passivation interconnection process and structures |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
US20110215469A1 (en) * | 2005-07-22 | 2011-09-08 | Megica Corporation | Method for forming a double embossing structure |
US7960269B2 (en) | 2005-07-22 | 2011-06-14 | Megica Corporation | Method for forming a double embossing structure |
EP1935008A4 (en) * | 2005-09-30 | 2011-09-28 | Freescale Semiconductor Inc | Microelectronic assembly and method for forming the same |
EP1935008A2 (en) * | 2005-09-30 | 2008-06-25 | Freescale Semiconductor, Inc. | Microelectronic assembly and method for forming the same |
US7612645B2 (en) * | 2005-10-12 | 2009-11-03 | Realtek Semiconductor Corp. | Integrated inductor |
US20070126543A1 (en) * | 2005-10-12 | 2007-06-07 | Ta-Hsun Yeh | Integrated inductor |
US7504922B2 (en) * | 2005-10-24 | 2009-03-17 | Via Technologies, Inc. | Embedded inductor element and chip package applying the same |
US20070090911A1 (en) * | 2005-10-24 | 2007-04-26 | Sheng-Yuan Lee | Embedded inductor element and chip package applying the same |
US20080100408A1 (en) * | 2006-10-25 | 2008-05-01 | Chih-Hua Chen | Inductor structure |
US7968968B2 (en) | 2006-11-03 | 2011-06-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Inductor utilizing pad metal layer |
US20080122029A1 (en) * | 2006-11-03 | 2008-05-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Inductor utilizing pad metal layer |
US9070678B2 (en) | 2006-11-22 | 2015-06-30 | Tessera, Inc. | Packaged semiconductor chips with array |
US9548254B2 (en) | 2006-11-22 | 2017-01-17 | Tessera, Inc. | Packaged semiconductor chips with array |
US8749021B2 (en) | 2006-12-26 | 2014-06-10 | Megit Acquisition Corp. | Voltage regulator integrated with semiconductor chip |
US20090261937A1 (en) * | 2007-06-26 | 2009-10-22 | Ching-Chung Ko | Integrated inductor |
US20090002114A1 (en) * | 2007-06-26 | 2009-01-01 | Ming-Tzong Yang | Integrated inductor |
US8860544B2 (en) | 2007-06-26 | 2014-10-14 | Mediatek Inc. | Integrated inductor |
US20090243113A1 (en) * | 2008-03-31 | 2009-10-01 | Andigilog, Inc. | Semiconductor structure |
US20100059853A1 (en) * | 2008-09-05 | 2010-03-11 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Shielding Layer over Integrated Passive Device Using Conductive Channels |
US10211183B2 (en) | 2008-09-05 | 2019-02-19 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming shielding layer over integrated passive device using conductive channels |
US9324700B2 (en) * | 2008-09-05 | 2016-04-26 | Stats Chippac, Ltd. | Semiconductor device and method of forming shielding layer over integrated passive device using conductive channels |
US8809951B2 (en) | 2008-12-26 | 2014-08-19 | Megit Acquisition Corp. | Chip packages having dual DMOS devices with power management integrated circuits |
US20100165585A1 (en) * | 2008-12-26 | 2010-07-01 | Megica Corporation | Chip packages with power management integrated circuits and related techniques |
US20110133308A1 (en) * | 2009-05-22 | 2011-06-09 | Chan Kuei-Ti | Semiconductor device with oxide define pattern |
US20100295150A1 (en) * | 2009-05-22 | 2010-11-25 | Chan Kuei-Ti | Semiconductor device with oxide define dummy feature |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US10354942B2 (en) | 2010-09-17 | 2019-07-16 | Tessera, Inc. | Staged via formation from both sides of chip |
US9355948B2 (en) | 2010-09-17 | 2016-05-31 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US9362203B2 (en) | 2010-09-17 | 2016-06-07 | Tessera, Inc. | Staged via formation from both sides of chip |
US8809190B2 (en) | 2010-09-17 | 2014-08-19 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US9847277B2 (en) | 2010-09-17 | 2017-12-19 | Tessera, Inc. | Staged via formation from both sides of chip |
US8772908B2 (en) * | 2010-11-15 | 2014-07-08 | Tessera, Inc. | Conductive pads defined by embedded traces |
US20120306092A1 (en) * | 2010-11-15 | 2012-12-06 | Tessera, Inc. | Conductive pads defined by embedded traces |
US9099296B2 (en) | 2010-12-02 | 2015-08-04 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages with plural active chips |
US9269692B2 (en) | 2010-12-02 | 2016-02-23 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US9368476B2 (en) | 2010-12-02 | 2016-06-14 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US9620437B2 (en) | 2010-12-02 | 2017-04-11 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US20130127584A1 (en) * | 2011-11-17 | 2013-05-23 | International Business Machines Corporation | Redundant Via Structure For Metal Fuse Applications |
US9093164B2 (en) * | 2011-11-17 | 2015-07-28 | International Business Machines Corporation | Redundant via structure for metal fuse applications |
US9035423B1 (en) * | 2013-12-25 | 2015-05-19 | Mitsubishi Electric Corporation | Semiconductor device with inductor having interleaved windings for controlling capacitance |
WO2017052813A1 (en) * | 2015-09-26 | 2017-03-30 | Intel Corporation | Improved package integrated power inductors using lithographically defined vias |
CN107924998A (en) * | 2015-09-26 | 2018-04-17 | 英特尔公司 | Integrated power inductor is encapsulated using the improvement of the through hole of lithographic definition |
CN106783808A (en) * | 2015-11-23 | 2017-05-31 | 爱思开海力士有限公司 | Q factor inductor structure high and the RF integrated circuits including it |
US10177213B2 (en) * | 2016-07-14 | 2019-01-08 | International Business Machines Corporation | Magnetic inductor stacks with multilayer isolation layers |
CN112768607A (en) * | 2020-12-31 | 2021-05-07 | 上海交通大学 | High-density MOM capacitor structure and design method thereof |
Also Published As
Publication number | Publication date |
---|---|
TW386279B (en) | 2000-04-01 |
US6326673B1 (en) | 2001-12-04 |
US6355535B2 (en) | 2002-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6355535B2 (en) | Method and structure of manufacturing a high-Q inductor with an air trench | |
US6486529B2 (en) | Structure of merged vertical capacitor inside spiral conductor for RF and mixed-signal applications | |
US6534374B2 (en) | Single damascene method for RF IC passive component integration in copper interconnect process | |
US7381607B2 (en) | Method of forming a spiral inductor in a semiconductor substrate | |
US6180445B1 (en) | Method to fabricate high Q inductor by redistribution layer when flip-chip package is employed | |
US6825092B2 (en) | Semiconductor device having passive elements and method of making same | |
US6800534B2 (en) | Method of forming embedded MIM capacitor and zigzag inductor scheme | |
US7202152B2 (en) | Semiconductor device with inductive component and method of making | |
TWI278983B (en) | A device and method for providing shielding in radio frequency integrated circuits to reduce noise coupling | |
US6939788B2 (en) | Semiconductor device with inductive component and method of making | |
US7592220B2 (en) | Capacitance process using passivation film scheme | |
US6169008B1 (en) | High Q inductor and its forming method | |
JP2002009166A (en) | Integrated induction circuit | |
US6426267B2 (en) | Method for fabricating high-Q inductance device in monolithic technology | |
US6825080B1 (en) | Method for forming a MIM capacitor | |
US6486017B1 (en) | Method of reducing substrate coupling for chip inductors by creation of dielectric islands by selective EPI deposition | |
US7544580B2 (en) | Method for manufacturing passive components | |
US7129561B2 (en) | Tri-metal and dual-metal stacked inductors | |
JP3164025B2 (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
US7157766B2 (en) | Variable capactor structure and method of manufacture | |
US6518141B2 (en) | Method for manufacturing a radio frequency integrated circuit on epitaxial silicon | |
JP5683765B2 (en) | Integrated circuit chip and method of forming the same | |
US6472285B1 (en) | Method for fabricating high-Q inductance device in monolithic technology | |
EP0966040A1 (en) | Passive component above isolation trenches | |
JP5005856B2 (en) | Method of forming an inductor for a high performance integrated circuit overlaying a surface of a semiconductor substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |