Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010033509 A1
Publication typeApplication
Application numberUS 09/854,809
Publication dateOct 25, 2001
Filing dateMay 14, 2001
Priority dateNov 23, 1998
Also published asUS6122187, US6314013, US6395630
Publication number09854809, 854809, US 2001/0033509 A1, US 2001/033509 A1, US 20010033509 A1, US 20010033509A1, US 2001033509 A1, US 2001033509A1, US-A1-20010033509, US-A1-2001033509, US2001/0033509A1, US2001/033509A1, US20010033509 A1, US20010033509A1, US2001033509 A1, US2001033509A1
InventorsKie Ahn, Leonard Forbes
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Stacked integrated circuits
US 20010033509 A1
Abstract
System modules are described which include a stack of interconnected semiconductor dies. The semiconductor dies are interconnected by micro bump bonding of coaxial lines that extend through the thickness of the various dies. The coaxial lines also are selectively connected to integrated circuits housed within the dies. In one embodiment, a number of memory dies are interconnected in this manner to provide a memory module.
Images(4)
Previous page
Next page
Claims(31)
What is claimed is:
1. A system module, comprising:
a plurality of stacked semiconductor chips each including an integrated circuit;
each semiconductor chip including a plurality of vias formed through the thickness of the semiconductor chip;
a plurality of conductors, each conductor having first and second opposite ends and formed in one of the vias;
each conductor selectively interconnected with the integrated circuit of its semiconductor chip; and
a plurality of microbumps, each microbump formed on an end of a selected conductor so as to interconnect the integrated circuits of the plurality of stacked semiconductor chips.
2. The system module of
claim 1
, wherein the integrated circuits comprise memory circuits.
3. The system module of
claim 1
, wherein each conductor comprises a coaxial conductor.
4. The system module of
claim 1
, wherein the microbumps comprise controlled-collapse chip connections (C-4) solder pads.
5. The system module of
claim 1
, wherein each conductor comprises:
an outer conductive layer formed along a wall of a selected via;
an insulator layer; and
an inner conductive layer substantially parallel to and separated from the outer conductive layer by the insulator layer.
6. The system module of
claim 1
, wherein the semiconductor chips each comprise a die having a random access memory circuit.
7. A memory module, comprising:
a plurality of stacked semiconductor chips each including a memory circuit;
each semiconductor chip including a plurality of vias formed through the thickness of the semiconductor chip;
a plurality of coaxial conductors, each having first and second opposite ends and formed in one of the vias;
each coaxial conductor selectively interconnected with the memory circuit of its semiconductor chip; and
a plurality of microbumps, each microbump formed on an end of a selected conductor so as to interconnect the memory circuits of the plurality of stacked semiconductor chips.
8. The memory module of
claim 7
, wherein the microbumps comprise controlled-collapse chip connections (C-4) solder pads.
9. The memory module of
claim 7
, wherein each conductor comprises:
an outer conductive layer formed along a wall of a selected via;
an insulator layer; and
an inner conductive layer substantially parallel to and separated from the outer conductive layer by the insulator layer.
10. The memory module of
claim 9
, wherein the outer conductive layer comprises a layer of doped semiconductor material.
11. The memory module of
claim 9
, wherein the outer conductive layer comprises a metal layer that lines a surface of the via.
12. A method for interconnecting integrated circuits to form a system module, the method comprising:
selectively forming microbumps on first and second opposite surfaces of a plurality of semiconductor chips, each semiconductor chip having an integrated circuit that is formed in at least one working surface of the semiconductor chip;
selectively aligning the plurality of semiconductor chips to form a stack; and
for each interface between adjacent semiconductor chips in the stack, bonding the microbumps on the surface of one semiconductor chip with the microbumps on the surface of the other, adjacent semiconductor chip.
13. The method of
claim 12
, wherein selectively forming microbumps comprises selectively forming controlled-collapse chip connection (C-4) solder pads.
14. The method of
claim 12
, wherein selectively aligning the plurality of semiconductor chips comprises aligning corresponding microbumps on adjacent surfaces of the plurality of semiconductor chips in the stack.
15. The method of
claim 12
, wherein bonding the microbumps comprises bringing the microbumps into contact with each other.
16. A method for interconnecting memory circuits to form a memory module, the method comprising:
selectively forming microbumps on first and second opposite surfaces of a plurality of semiconductor chips, each semiconductor chip having a memory circuit that is formed in at least one working surface of the semiconductor chip;
selectively aligning the plurality of semiconductor chips to form a stack; and
for each interface between adjacent semiconductor chips in the stack, bonding the microbumps on the surface of one semiconductor chip with the microbumps on the surface of the other, adjacent semiconductor chip.
17. The method of
claim 16
, wherein selectively forming microbumps comprises selectively forming controlled-collapse chip connection (C-4) solder pads.
18. The method of
claim 16
, wherein selectively aligning the plurality of semiconductor chips comprises aligning corresponding microbumps on adjacent surfaces of the plurality of semiconductor chips in the stack.
19. The method of
claim 16
, wherein bonding the microbumps comprises bringing the microbumps into contact with each other.
20. A system, comprising:
a processor circuit;
a memory module that is communicatively coupled to the processor circuit; and
wherein the memory module includes a plurality of semiconductor memory chips that are coupled in a stack by microbump bonding and coaxial conductors that extend through the thickness of the semiconductor chips.
21. The system of
claim 20
, wherein the memory module comprises:
a plurality of vias formed through the thickness of each semiconductor memory chip;
a plurality of coaxial conductors, each having first and second opposite ends and formed in one of the plurality of vias;
each coaxial conductor selectively interconnected with a memory circuit of its semiconductor memory chip; and
a plurality of microbumps, each microbump formed on an end of a selected conductor so as to interconnect the memory circuits of the plurality of stacked semiconductor memory chips.
22. The system of
claim 21
, wherein the microbumps comprise controlled-collapse chip connections (C-4) solder pads.
23. The system of
claim 21
, wherein each conductor comprises:
an outer conductive layer formed along a wall of a selected via;
an insulator layer; and
an inner conductive layer substantially parallel to and separated from the outer conductive layer by the insulator layer.
24. The system of
claim 21
, wherein the outer conductive layer comprises a layer of doped semiconductor material.
25. The system of
claim 21
, wherein the outer conductive layer comprises a metal layer that lines a surface of the via.
26. A memory cube, comprising:
a plurality of semiconductor dies;
each semiconductor die including a memory circuit formed in a working surface of the semiconductor die;
a plurality of coaxial conductors formed through the thickness of each semiconductor die and having first and second opposite ends;
a metallization layer formed on the working surface of each semiconductor die to selectively interconnect the coaxial conductors with the memory circuit;
a plurality of microbumps on each semiconductor die, each microbump coupled to an end of a selected coaxial conductor; and
wherein the semiconductor dies are disposed in a stack with microbumps on surfaces of adjacent semiconductor dies being bonded together to interconnect the memory circuits in the memory cube.
27. The memory cube of
claim 26
, wherein the microbumps comprise controlled-collapse chip connections (C-4) solder pads.
28. The memory cube of
claim 26
, wherein each conductor comprises:
an outer conductive layer formed along a wall of a selected via;
an insulator layer; and
an inner conductive layer substantially parallel to and separated from the outer conductive layer by the insulator layer.
29. The memory cube of
claim 26
, wherein the outer conductive layer comprises a layer of doped semiconductor material.
30. The memory cube of
claim 26
, wherein the outer conductive layer comprises a metal layer that lines a surface of the via.
31. The memory cube of
claim 26
, wherein the microbumps are formed around a periphery of the semiconductor die.
Description
TECHNICAL FIELD OF THE INVENTION

[0001] The present invention relates generally to the field of integrated circuits and, in particular, to stacked integrated circuits.

BACKGROUND OF THE INVENTION

[0002] Integrated circuits form the basis for many electronic systems. Essentially, an integrated circuit includes a vast number of transistors and other circuit elements that are formed on a single semiconductor wafer or chip and are interconnected to implement a desired function. The complexity of these integrated circuits requires the use of an ever increasing number of linked transistors and other circuit elements.

[0003] Many electronic systems are created through the use of a variety of different integrated circuits; each integrated circuit performing one or more specific functions. For example, computer systems include at least one microprocessor and a number of memory chips. Conventionally, each of these integrated circuits is formed on a separate wafer or chip, packaged independently and interconnected on, for example, a printed circuit board.

[0004] As integrated circuit technology progresses, there is a growing desire for a “system on a chip” in which the functionality of all of the integrated circuits of the system are packaged together without a conventional printed circuit board. Ideally, a computing system would be fabricated with all the necessary integrated circuits on one wafer, as compared with today's method of fabricating many chips of different functions and packaging them to assemble a complete system. Such a structure would greatly improve integrated circuit performance and provide higher bandwidth.

[0005] In practice, it is very difficult with today's technology to implement a truly high-performance “system on a chip” because of vastly different fabrication processes and different manufacturing yields for the logic and memory circuits.

[0006] As a compromise, various “system modules” have been introduced that electrically connect and package integrated circuit devices which are fabricated on the same or on different semiconductor wafers. Initially, system modules were created by simply stacking two semiconductor chips, e.g., a logic and memory chip, one on top of the other in an arrangement commonly referred to as chip-on-chip (COC) structure. Chip-on-chip structures most commonly use micro bump bonding technology (MBB) to electrically connect the working surfaces of two chips. Several problems, however, remain inherent with this design structure. For example, this approach is limited in the number of chips that can be interconnected as part of the system module.

[0007] Some researchers have attempted to develop techniques for interconnecting a number of chips in a stack to form a system module. However, these modules suffer from additional problems. For example, some modules use chip carriers that make the packaging bulky. Further, others use wire bonding that gives rise to stray inductances that interfere with the operation of the system module.

[0008] Thus, it is desirable to develop an improved structure and method for interconnecting integrated circuits on separate chips or wafers in a system module.

SUMMARY OF THE INVENTION

[0009] The above mentioned problems with integrated circuits and other problems are addressed by the present invention and will be understood by reading and studying the following specification. System modules are described which include a stack of interconnected semiconductor chips, wafers or dies. The semiconductor dies are interconnected by micro bump bonding of coaxial conductors that extend through the thickness of the various dies. The coaxial lines also are selectively connected to integrated circuits housed within the dies. In one embodiment, a number of memory dies are interconnected in this manner to provide a memory module.

BRIEF DESCRIPTION OF THE DRAWINGS

[0010]FIG. 1 is a perspective view of an embodiment of a system module according to the teachings of the present invention.

[0011]FIG. 2 is a cross sectional view of a semiconductor chip or die of the system module of FIG. 1.

[0012]FIG. 3 is a cross sectional view of an embodiment of a coaxial conductor.

[0013]FIGS. 4, 5, 6, 7, 8, and 9 are elevational views of a semiconductor wafer at various points of an illustrative embodiment of a method according to the teachings of the present invention.

[0014]FIG. 10 is a block diagram of an embodiment of an electronic system according to the teachings of the present invention.

DETAILED DESCRIPTION

[0015] In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

[0016] In the following description, the terms chip, die, wafer and substrate are interchangeably used to refer generally to any structure, or portion of a structure, on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. The terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.

[0017] The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizonal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

I. System Module

[0018]FIG. 1 is a perspective view of an embodiment of a system module, indicated generally at 100, according to the teachings of the present invention. System module 100 includes a plurality of semiconductor chips 102-1, . . . , 102-N that are disposed and interconnected in a stack to provide “chip-sized” packaging. Each semiconductor chip 102-1, . . . , 102-N includes integrated circuits 106-1, . . . , 106-N, respectively. In one embodiment, semiconductor chips 102-1, . . . , 102-N comprise semiconductor dies with memory circuits such as dynamic random access memory circuits. Thus, in this embodiment, system module 100 is a “memory module” or “memory cube.” In other embodiments, integrated circuits 106-1, . . . , 106-N comprise other appropriate circuits such as logic circuits.

[0019] System module 100 uses microbumps 104 to interconnect the integrated circuits 106-1, . . . , 106-N. In one embodiment, microbumps 104 comprise controlled-collapse chip connections (C-4) solder pads. Other appropriate materials can be used to form microbumps 104. Microbumps 104 are formed on first sides 108-1, . . . , 108-N and second sides 110-1, . . . , 10-N of semiconductor chips 102-1, . . . , 102-N. The microbumps 104 are connected to coaxial conductors, described in more detail below, to carry signals between semiconductor wafers 102-1, . . . , 102-N. Microbumps 104 are selectively formed using, for example, a vacuum deposition through a mask. The deposited material is then reflowed to homogenize lead and tin as the microbumps. Selected microbumps 104 are aligned and bonded, e.g., the microbumps indicated by arrow 112, by bringing the respective microbumps 104 into contact at an appropriate temperature.

II. Coaxial Conductors and Microbumps

[0020]FIG. 2 is a cross sectional view of a semiconductor chip, indicated generally at 102-I, according to an embodiment of the present invention. Semiconductor chip 102-I includes coaxial conductors 202 that are formed in high aspect ratio vias through the thickness of semiconductor chip 102-I. The coaxial conductors 202 have an aspect ratio in the range of approximately 100 to 200. Conventionally, a semiconductor wafer used to form an integrated circuit has a thickness in the range of approximately 500 to 1000 microns. Thus, the high aspect ratio vias can be fabricated with a width that is in the range from approximately 2.5 microns up to as much as approximately 10 microns.

[0021] Coaxial conductors 202 include center conductor 204 that is surrounded by insulator, e.g., oxide, 206. Further, outer conductor 208 surrounds insulator 206. Coaxial conductor 202 is shown in cross section in FIG. 3. Outer conductor 208 comprises, for example, a metal layer that is deposited within the high aspect ratio via. Alternatively, outer conductor 208 may comprise a portion of semiconductor chip 102-I that has been doped with impurities to render it conductive.

[0022] Coaxial conductor 202 is selectively coupled to integrated circuit 106-I using a metallization layer 210. Further, microbumps 104 are formed outwardly from the metallization layer 210 to provide for interconnection with other semiconductor wafers in a stack to form a system module.

[0023] Advantageously, coaxial conductors 202 allow a number of semiconductor wafers to be interconnected in a stack with an increased density over other system modules. The space between semiconductor wafers in system module 100 is on the order of a few microns, e.g., the thickness of two bonded, solder microbumps. Assuming a wafer thickness on the order of 750 microns, eight semiconductor wafers can be stacked to form a system module with a thickness on the order of 6 millimeters. This compact system module can be readily mounted into a variety of system packages.

[0024] The use of microbumps to interconnect the semiconductor wafers in a stack provides additional advantages. For example, stray capacitance, stray inductance and series resistance are all reduced over other system modules. This ultimately results in improved performance.

[0025] The coaxial conductor 202 shown in FIGS. 2 and 3 have, for simplicity, a geometry such that: 1 π ln ( r 2 r 1 ) = 1

[0026] In this case, the capacitance of coaxial conductor is: C = 2 π ln ( r 2 r 1 ) e r e 0 d

[0027] The term ere0 is the electric permittivity of insulator layer 206 and d is the length of coaxial conductor 202. If insulator layer 206 is silicon dioxide and the coaxial conductor has a length of approximately 750 microns, then the capacitance is approximately 50 femptofarads (fF). Likewise, the inductance can be calculated as follows: L = μ 0 ( 1 2 π ) ln ( r 2 r 1 ) d

[0028] In this equation, μ0 is the magnetic permeability of free space. Continuing with the same assumptions, this provides an inductance on the order of 0.5 nanohenries (nil). These values are less than those associated with a conventional wire bond, e.g., 500 to 1000 fF and 1-2 nH. Further, the large stray capacitances and inductances (1-7 picofarads (pF) and 2-35 nH) associated with a package and even larger capacitances and inductances associated with a printed circuit board are avoided.

[0029] The microbumps of system 100 have only a small stray capacitance, e.g., 100 to 500 fF, and a small inductance of less than 0.1 nH. The net result is that the interconnection between the semiconductor chips 102-1, . . . , 102-N of system 100 can be made with about the same stray capacitance and inductance as that of a single wire bond. Alternative connection techniques would require significantly more wire bonds and huge stray inductances and capacitances associated with the packaging and even larger strays associated with interconnection of the packages.

[0030] Coaxial conductors 202 can be added to circuits using a conventional layout for the circuit without adversely affecting the surface area requirements of the circuit. Conventional circuits typically include pads formed on the top surface of the semiconductor wafer that are used to connect to various signals for the system. The bond wires of conventional circuits can be replaced by coaxial conductors 202 and microbumps 104 to achieve the advantages described above.

III. Formation of Coaxial Conductors and Microbumps

[0031]FIGS. 4, 5, 6, 7, 8, and 9 are elevational views of semiconductor chip 102-I at various points of an illustrative embodiment of a method for forming an integrated circuit with coaxial conductors according to the teachings of the present invention. Functional circuit 402 is formed in an active region of semiconductor wafer 400. In one embodiment, semiconductor wafer 400 comprises a monocrystalline silicon wafer. For purposes of clarity, the Figures only show the formation of two coaxial conductors through semiconductor wafer 400. However, it is understood that with a particular functional circuit any appropriate number of vias can be formed through semiconductor wafer 400. For example, the number of vias needed for a conventional dynamic random access memory (DRAM) may be on the order of 100. Essentially, the coaxial conductors are formed in the same space on the surface of semiconductor wafer 400 that is conventionally used to form bond pads to be connected to leads. The coaxial conductors replace the conventional bond wires which couple the bond pads to selected leads of a lead frame in the packaging of the semiconductor wafer.

[0032] As shown in FIG. 4, photoresist layer 404 is formed on surface 406 of semiconductor substrate 400. Photoresist layer 404 is patterned to provide openings 408 at points on surface 406 where high aspect ratio holes are to be formed through semiconductor wafer 400.

[0033] As shown in FIG. 5, etch pits 410 are formed by conventional alkaline etching through openings 408 in photoresist layer 404. Photoresist layer 404 is then removed.

[0034]FIG. 6 is a schematic diagram that illustrates an embodiment of a layout of equipment used to carry out an anodic etch that is used to form high aspect ratio holes 450 of FIG. 7. Typically, holes 450 have an aspect ratio in the range of 100 to 200. Bottom surface 462 of semiconductor wafer 400 is coupled to voltage source 434 by positive electrode 430. Further, negative electrode 432 is coupled to voltage source 434 and is placed in a bath of 6% aqueous solution of hydrofluoric acid (HF) on surface 406 of semiconductor wafer 400.

[0035] In this example, illumination equipment 436 is also included because semiconductor wafer 400 is n-type semiconductor material. When p-type semiconductor material is used, the illumination equipment is not required. Illumination equipment 436 assures that there is a sufficient concentration of holes in semiconductor wafer 400 as required by the anodic etching process. Illumination equipment 436 includes lamp 438, IR filter 440, and lens 442. Illumination equipment 436 focuses light on surface 462 of semiconductor wafer 400.

[0036] In operation, the anodic etch etches high aspect ratio holes through semiconductor wafer 400 at the location of etch pits 410. Voltage source 434 is turned on and provides a voltage across positive and negative electrodes 430 and 432. Etching current flows from positive electrode 430 to surface 406. This current forms the high aspect ratio holes through semiconductor wafer 400. Further, illumination equipment illuminates surface 462 of semiconductor wafer 400 so as to assure a sufficient concentration of holes for the anodic etching process. The size and shape of the high aspect ratio holes through semiconductor wafer 400 depends on, for example, the anodization parameters such as HF concentration, current density, and light illumination. An anodic etching process is described in V. Lehmann, The Physics of Macropore Formation in Low Doped n-Type Silicon, J. Electrochem. Soc., Vol. 140, No. 10, pp. 2836-2843, Oct. 1993, which is incorporated herein by reference.

[0037]FIG. 7 illustrates the formation of the outer conductor 454 of a coaxial conductor. Outer conductor 454 can be formed in at least one of two ways. First, outer conductor 454 can be formed using a low pressure chemical vapor deposition of tungsten in a self-limiting process which provides a tungsten film on inner surface 452 of holes 450 by silicon reduction. Accordingly, silicon material within holes 450 is replaced by tungsten atoms in a WF6 reaction gas. A reaction product, SiF4 is pumped out or otherwise removed from the reaction chamber. This can be followed by a silane or polysilane reduction of the WF6 until a desired thickness is achieved. Deposition rates for this process are dependent on temperature and reaction gas flow rate. Deposition rates of 1 micron per minute have been observed at temperatures of 300° C. and with a flow rate of WF6 at 4 sccm in a cold wall CVD reactor.

[0038] Alternatively, outer conductor 454 can be formed as diffusion regions within semiconductor wafer 400 along inner surface 450. To accomplish this, surfaces 406 and 462 are masked by a masking layer and conductivity enhancing impurities are introduced. The impurities form outer conductor 454 as, for example, n+ regions.

[0039]FIGS. 8 and 9 illustrate the completion of the coaxial conductors. First, an insulator material, e.g., silicon dioxide, is formed in holes 450 along the length of outer conductor 454 to form insulator layer 455. Insulator layer 455 is formed so as to leave an opening extending through the thickness of semiconductor wafer 400.

[0040] Next, a process of aluminum/polysilicon substitution is used to fill the remaining portion of holes 450 with aluminum. Such a process is described in H. Horie et al., Novel High Aspect Ratio Aluminum Plug for Logic/DRAM LSIs Using Polysilicon-Aluminum Substitute, Dig. IEEE Int. Electron Device Meeting, San Francisco, pp. 946-948, 1996, which is incorporated herein by reference. First, hole 450 is filled with a layer of polysilicon 456 by a process of chemical vapor deposition (CVD). It is noted that, conventionally, such a deep trench cannot be filled directly with aluminum using a direct chemical vapor deposition technique. However, conventionally, polysilicon has been deposited in holes with such high aspect ratios, e.g., deep trenches for trench capacitors. Once the holes are filled with polysilicon, excess polysilicon on surface 406 is removed by, for example, chemical/mechanical polishing. Aluminum layers 458 and 460 are deposited on surfaces 406 and 462 using, for example, a sputtering technique used to coat optical disks. Layers 458 and 460 have a thickness on the order of a few microns. The structure shown in FIG. 8 is then annealed at 500 degrees Celsius in Nitrogen ambient. This allows the aluminum material of layers 458 and 460 to be substituted for the polysilicon 456 in holes 450. The displaced polysilicon and any residual aluminum from layers 458 and 460 are removed by, for example, chemical/mechanical polishing. By depositing a thin, e.g, 0.1 μm, layer of titanium on top of layers 458 and 460 the above mentioned anneal can be reduced from 500° Celsius to 450° Celsius. The structure is now as shown in FIG. 9 with coaxial conductors 464 extending through semiconductor wafer 400.

IV. Electronic System

[0041]FIG. 10 is a block diagram of an embodiment of an electronic system, indicated generally at 500, and constructed according to the teachings of the present invention. System 500 includes processor 504 and memory module 502. Memory module 502 includes a number of memory circuits that are fabricated on separate semiconductor chips or dies. These dies include a plurality of coaxial conductors that are formed through the thickness of their respective dies as described in more detail above. These coaxial conductors are interconnected with other semiconductor chips using a microbump bonding, e.g., C-4 type microbumps.

Conclusion

[0042] Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. For example, the high aspect ratio vias can be applied in a wide variety of circuits including but not limited to dynamic random access memory devices, logic circuits, and other appropriate circuits. Further, other techniques can be used to form and fill the high aspect ratio holes to form the coaxial conductors. Further, the high aspect ratio vias can be filed with a conductive material without forming a coaxial conductor.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7251799Aug 30, 2005Jul 31, 2007Sony CorporationMetal interconnect structure for integrated circuits and a design rule therefor
US7422975Aug 18, 2005Sep 9, 2008Sony CorporationComposite inter-level dielectric structure for an integrated circuit
US7465652Aug 16, 2005Dec 16, 2008Sony CorporationMethod of forming a catalyst layer on the barrier layer of a conductive interconnect of a semiconductor device
US7482272Jan 10, 2006Jan 27, 2009John TrezzaThrough chip connection
US7521806Jan 10, 2006Apr 21, 2009John TrezzaChip spanning connection
US7538033Jan 10, 2006May 26, 2009John TrezzaPost-attachment chip-to-chip connection
US7598163Feb 15, 2007Oct 6, 2009John CallahanPost-seed deposition process
US7705613Jan 3, 2007Apr 27, 2010Abhay MisraSensitivity capacitive sensor
US7705632Feb 15, 2007Apr 27, 2010Wyman Theodore J TedVariable off-chip drive
US7748116Apr 5, 2007Jul 6, 2010John TrezzaMobile binding in an electronic connection
US7798817Nov 6, 2006Sep 21, 2010Georgia Tech Research CorporationIntegrated circuit interconnects with coaxial conductors
US7803693Feb 15, 2007Sep 28, 2010John TrezzaBowed wafer hybridization compensation
US7850060Apr 5, 2007Dec 14, 2010John TrezzaHeat cycle-able connection
US7871927Oct 15, 2007Jan 18, 2011Cufer Asset Ltd. L.L.C.Wafer via formation
US7960210Apr 23, 2007Jun 14, 2011Cufer Asset Ltd. L.L.C.Ultra-thin chip packaging
US7969192Mar 26, 2010Jun 28, 2011Cufer Asset Ltd. L.L.C.Variable off-chip drive
US8018067Aug 15, 2006Sep 13, 2011Koninklijke Philips Electronics N.V.Electrically shielded through-wafer interconnect
US8499434Nov 11, 2009Aug 6, 2013Cufer Asset Ltd. L.L.C.Method of making a capacitive sensor
US8586468Aug 24, 2005Nov 19, 2013Sony CorporationIntegrated circuit chip stack employing carbon nanotube interconnects
CN100559574CAug 15, 2006Nov 11, 2009皇家飞利浦电子股份有限公司Electrically shielded through-wafer interconnect
WO2006138492A2 *Jun 14, 2006Dec 28, 2006Cubic Wafer IncPost & penetration interconnection
WO2007023416A1 *Aug 15, 2006Mar 1, 2007Philips Intellectual PropertyElectrically shielded through-wafer interconnect
Classifications
U.S. Classification365/63, 257/E25.013, 257/E23.011
International ClassificationH05K1/14, H01L23/48, G11C5/06, H01L25/065, H05K1/02, G11C5/04
Cooperative ClassificationH01L2224/16, H01L2225/06527, H01L2225/06541, G11C5/04, H01L2225/06524, H01L2225/06555, H05K1/144, H01L2223/6622, H01L2225/06586, H01L2225/0652, H01L2225/06572, H05K1/0219, H01L23/481, H01L25/0657, G11C5/06
European ClassificationH01L23/48J, G11C5/06, G11C5/04, H01L25/065S
Legal Events
DateCodeEventDescription
Oct 30, 2013FPAYFee payment
Year of fee payment: 12
Oct 28, 2009FPAYFee payment
Year of fee payment: 8
Nov 4, 2005FPAYFee payment
Year of fee payment: 4