Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010034126 A1
Publication typeApplication
Application numberUS 08/878,143
Publication dateOct 25, 2001
Filing dateJun 18, 1997
Priority dateMay 8, 1997
Also published asEP0877421A2, EP0877421A3, US6066892, US6387805
Publication number08878143, 878143, US 2001/0034126 A1, US 2001/034126 A1, US 20010034126 A1, US 20010034126A1, US 2001034126 A1, US 2001034126A1, US-A1-20010034126, US-A1-2001034126, US2001/0034126A1, US2001/034126A1, US20010034126 A1, US20010034126A1, US2001034126 A1, US2001034126A1
InventorsPeijun Ding, Tony Chiang, Imran Hashim, Bingix Sun, Barry Chin
Original AssigneePeijun Ding, Tony Chiang, Imran Hashim, Bingix Sun, Barry Chin
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Copper alloy seed layer for copper metallization
US 20010034126 A1
Abstract
A copper metallization structure and its method of formation in which a layer of a copper alloy, such as Cu—Mg or Cu—Al is deposited over a silicon oxide based dielectric layer and a substantially pure copper layer is deposited over the copper alloy layer. The copper alloy layer serves as a seed or wetting layer for subsequent filling of via holes and trenches with substantially pure copper. Preferably, the copper alloy is deposited cold in a sputter process, but, during the deposition of the pure copper layer or afterwards in a separate annealing step, the temperature is raised sufficiently high to cause the alloying element of the copper alloy to migrate to the dielectric layer and form a barrier there against diffusion of copper into and through the dielectric layer. This barrier also promotes adhesion of the alloy layer to the dielectric layer, thereby forming a superior wetting and seed layer for subsequent copper full-fill techniques. Filling of the alloy-lined feature can be accomplished using PVD, CVD, or electro/electroless plating.
Images(3)
Previous page
Next page
Claims(24)
What is claimed is:
1. A metallization structure, comprising:
a dielectric layer comprising silicon and oxygen;
a copper alloy layer formed over said dielectric layer comprising copper and less than 10 atomic percent of an alloying element; and
a substantially pure copper layer deposited over said copper alloy layer.
2. The metallization structure of
claim 1
, further comprising an interfacial oxide layer between said copper alloy layer and said dielectric layer comprising silicon, said alloying element, and oxygen.
3. The metallization structure of
claim 1
, wherein said alloying element comprises magnesium.
4. The metallization structure of
claim 3
, wherein said magnesium is present in an amount of between 0.05 and 6 atomic %.
5. The metallization structure of
claim 1
, wherein said alloying element comprises aluminum.
6. The metallization structure of
claim 5
, wherein said aluminum is present in an amount between 0.05 and 0.3 atomic %.
7. The metallization structure of
claim 1
, wherein said alloying element is selected from the group consisting of boron, tantalum, tellurium and titanium.
8. The metallization structure of
claim 1
, wherein said dielectric layer includes an aperture extending into said dielectric layer and wherein said copper alloy layer is coated onto sides of said aperture.
9. The metallization structure of
claim 8
, wherein said aperture extends only partially through said dielectric layer, and wherein said copper alloy layer is coated onto sides of said aperture.
10. The metallization structure of
claim 9
, wherein said aperture extends completely through said dielectric layer and overlies a conductive feature in a substrate over which said dielectric layer is formed and wherein said copper layer fills said aperture.
11. The metallization structure of
claim 1
, wherein said copper alloy layer and said substantially pure copper layer extend over a planar surface of said dielectric layer.
12. A method of forming a copper metallization, comprising the steps of:
a first step of sputter depositing onto a dielectric part of a substrate comprising silicon and oxygen a copper alloy layer comprising copper and less than 10 atomic percent of an alloying element; and
a second step of depositing onto said copper alloy layer a copper layer.
13. The method of
claim 12
, wherein said copper layer consists of substantially pure copper.
14. The method of
claim 12
, wherein said first step is performed while maintaining said substrate at a temperature equal to or above 200° C.
15. The method of
claim 14
, wherein said temperature is no more than 400° C.
16. The method of
claim 12
, wherein said second step comprises plating copper.
17. The method of
claim 12
, wherein said second step comprises chemical vapor deposition of copper.
18. The method of
claim 12
, wherein said second step comprises physical vapor deposition of copper.
19. The method of
claim 18
, wherein said first step is performed while holding said substrate at a first temperature that is substantially lower than a second temperature in said second step sufficiently high to cause said alloying element to diffuse in said copper alloy layer.
20. The method of
claim 19
, wherein said first temperature is less than 200° C.
21. The method of
claim 20
, wherein said first temperature is less than 100° C.
22. The method of
claim 12
, further comprising annealing said structure after said second step to cause said alloying element to diffuse in said copper alloy layer.
23. The method of
claim 12
, wherein said first step is performed while holding said substrate at a temperature below 200° C.
24. The method of
claim 12
, wherein said alloying element comprises magnesium. 25. The method of
claim 12
, wherein said alloying element comprises aluminum. 26. The method of
claim 12
, wherein said dielectric part of said substrate includes an aperture therein, wherein said first step deposits said copper alloy layer on sides of said aperture, and wherein said second step deposits said copper in said aperture onto said copper alloy layer.
Description
RELATED APPLICATION

[0001] This application is a continuation in part of Ser. No. _______, filed May 8, 1997 (Applied Materials Docket #1834) in the names of Ding, Chiang, Chin, Hashim and Sun, entitled Sputter Deposition and Annealing of Copper Alloy Metallization.

FIELD OF THE INVENTION

[0002] The invention relates generally to metal depositions in semiconductor integrated circuits. In particular, the invention relates to copper metallizations.

BACKGROUND ART

[0003] A critical part of any advanced semiconductor integrated circuit involves the one or more metallization levels used to contact and interconnect the active semiconductor areas, themselves usually residing in a fairly well defined crystalline silicon substrate. Although it is possible to interconnect a few transistors or other semiconductor devices, such as memory capacitors, within the semiconductor level, the increasingly complex topology of multiply connected devices soon necessitates another level of interconnect. Typically, an active silicon layer with transistors and capacitors formed therein is overlaid with a dielectric layer, for example, silicon dioxide. Contact holes are etched through the dielectric layer to particular contacting areas of the silicon devices. A metal is filled into the contact holes and is also deposited on top of the dielectric layer to form horizontal interconnects between the silicon contacts and other electrical points. Such a process is referred to as metallization.

[0004] A single level of metallization may suffice for simple integrated circuits of small capacity. However, dense memory chips and especially complex logic devices require additional levels of metallization since a single level does not provide the required level of interconnection between active areas. Additional metallization levels are achieved by depositing over the previous metallized horizontal interconnects another level of dielectric and repeating the process of etching holes, now called vias, through the dielectric, filling the vias and overlaying the added dielectric layer with a metal, and defining the metal above the added dielectric as an additional wiring layer. Very advanced logic device, for example, fifth-generation microprocessors, have five or more levels of metallization.

[0005] Conventionally, the metallized layers have been composed of aluminum or aluminum-based alloys additionally comprising at most a few percent of alloying elements such as copper and silicon. The metallization deposition has typically been accomplished by physical vapor deposition (PVD), also known as sputtering. A conventional PVD reactor 10 is illustrated schematically in cross section in FIG. 1, and the illustration is based upon the Endura PVD Reactor available from Applied Materials, Inc. of Santa Clara, Calif. The reactor 10 includes a vacuum chamber 12 sealed to a PVD target 14 composed of the material to be sputter deposited on a wafer 16 held on a heater pedestal 18. A shield 20 held within the chamber protects the chamber wall 12 from the sputtered material and provides the anode grounding plane. A selectable DC power supply 22 biases the target negatively to about −600 VDC with respect to the shield 20. Conventionally, the pedestal 18 and hence the wafer 16 is left electrically floating.

[0006] A gas source 24 of sputtering working gas, typically chemically inactive argon, supplies the working gas to the chamber through a mass flow controller 26. A vacuum system 28 maintains the chamber at a low pressure. Although the chamber can be pumped to a base pressure of about 10−7 Torr or even lower, the pressure of the working gas is typically kept between about 1 and 10000 mTorr. A computer-based controller 30 controls the reactor including the DC power supply 22 and the mass flow controller 26.

[0007] When the argon is admitted into the chamber, the DC voltage ignites the argon into a plasma, and the positively charged argon ions are attracted to the negatively charged target 14. The ions strike the target 14 at a substantial energy and cause target atoms or atomic clusters to be sputtered from the target 14. Some of the target particles strike the wafer 16 and are thereby deposited on it, thereby forming a film of the target material.

[0008] To provide efficient sputtering, a magnetron 32 is positioned in back of the target 14. It has opposed magnets 34, 36 creating a magnetic field within the chamber in the neighborhood of the magnets 34, 36. The magnetic field traps electrons, and for charge neutrality, the ion density also increases to form a high-density plasma region 38 within the chamber adjacent to the magnetron 32. However, it is understood that a plasma of decreasing density extends towards the wafer 16.

[0009] With the continuing miniaturization of integrated circuits, the demands upon the metallization have increased. Many now believe that aluminum metallization should be replaced by copper metallization. Murarka et al. provide a comprehensive review article on copper metallization in “Copper metallization for ULSI and beyond,” Critical Reviews in Solid State and Materials Science, vol. 10, no. 2, 1995, pp. 87-124. Copper offers a number of advantages. Its bulk resistivity is less than that of aluminum, 1.67 μΩ-cm vs. 2.7 μΩ-cm for pure material, and any reduction in resistivity offers significant advantages as the widths and thicknesses of the metallization interconnects continue to decrease. Furthermore, a continuing problem with aluminum metallization is the tendency of aluminum atoms in an aluminum interconnect carrying a high current density to migrate along the interconnect, especially away from hot spots, in a process called electromigration. Any excessive amount of such migration will break an aluminum interconnect and rendering inoperable the integrated circuit. Copper-based alloys exhibit significantly reduced levels of electromigration.

[0010] Copper metallization is an unproven technology and is acknowledged to offer difficulties not experienced with the conventional aluminum metallization. However, it may afford ways to circumvent problems inherent in aluminum metallization.

[0011] Murarka et al. in the aforecited review article recommend alloying copper with magnesium or aluminum to improve the interfacial qualities. Later work done by the Murarka group at Rensselaer Polytechnic Institute and their collaborators have developed a useful technique for forming dependable copper interconnects and provide a model for its operation. As Lanford et al. describe in “Low-temperature passivation of copper by doping with Al or Mg,” Thin Solid Films, vol. 262, 1995, pp. 234-241, sputtering is used, as illustrated in the schematic cross section of FIG. 2, to deposit a film of copper alloy on a substrate. The primary examples of the alloying element are aluminum and magnesium. The copper alloy film can be deposited as alternating layers of copper and the alloying element, or the two constituents can be co-sputtered, for example, by use of a copper alloy sputtering target. After completion of the sputtering at near to room temperature, the wafer is annealed, for example, at 400° C. in argon for 30 minutes. The annealing causes a large fraction of the magnesium to diffuse to the outside of a remaining copper film and to react with any oxygen present at the interfaces to form a film of magnesium oxide. The MgO film encapsulates the Mg-alloyed Cu body. The upper free surface of the copper film is passivated by the MgO film. Magnesium oxide is a stable oxide and stops growing at a thickness in the range of 5 to 7 nm. The thin oxide is not believed to cause a high contact resistance, but in any case the oxide can be removed by a sputter etch prior to the deposition of a subsequent metallization. Lanford et al., ibid., suggest that the free surface is oxidized to MgO by oxygen impurities in the argon.

[0012] Metallization in advanced integrated circuits faces a demanding requirement in filling high-aspect ratio holes. Increasing device density requires that the feature sizes be further reduced. However, dielectric breakdown has prevented the thickness of interlevel dielectric levels from being similarly reduced. As a result, the aspect ratio of vias and contacts has been increasing. The aspect ratio is the ratio of the depth of the hole through the dielectric forming the via or contact and the minimum lateral size of that hole. An aspect ratio of 5:1 is considered developmental technology, but even higher values will be required. Assuming that high aspect-ratio holes can be etched, the problem remains of filling them with metal for the interlevel connection. The geometry of high aspect-ratio holes is unfavorable for sputtering since conventional sputtering is fairly isotropic so that little sputtered material strikes the bottom of the hole compared to the lip of the hole, and the sputtering is likely to bridge the top of the hole and prevent any further deposition. The hole filling problem is illustrated in cross section in FIG. 2. A narrow and deep hole 40 is etched into a silicon oxide substrate 42, which contains unillustrated structure to be electrically contacted. A copper layer 44 is then filled into the hole 40. If the filling is performed by a standard PVD process including an initial cold deposition to form a surface layer followed by a hot final deposition to complete the filling, a void 46 is likely to form in the hole because the copper dewets from the oxide sides of the hole 40. Once the copper bridges over the void 46 midway through the deposition, it is virtually impossible to remove the void and complete the hole filling.

[0013] At least two techniques are used to overcome the unfavorable geometry of hole filling, directional sputtering and reflow. In directional sputtering, one or more of various techniques are used to produce a flux of sputtered particles incident upon the wafer which are heavily concentrated in the normal direction. Reflow relies on the fact that metals flow at moderately low temperatures so that the metal, although initially deposited in a undesirable distribution, is made to flow into the hole and to fill it. The reflow may be produced in a post-deposition anneal or may occur on an ongoing basis during a hot deposition.

[0014] Directional sputtering may be achieved by many methods, including long-throw, collimation, and electrostatic attraction of ionized sputtered ions in a high-density plasma. Directional sputtering, although not required by the invention, is advantageously used in conjunction with it, as will be discussed later.

[0015] Reflow of metallizations, especially copper, presents several difficulties. Unlike aluminum, copper has a relatively high melting point. Heating the substrate to the melting temperature of the metallization would incur too high a thermal budget and may be inconsistent with prior processing steps. Aluminum and copper do flow at somewhat lower temperatures than their melting points, but the interface between either of these metals and the silicon dioxide forming the usual interlevel dielectric is not favorable for reflow. Neither aluminum nor copper wet well with silicon dioxide at certain high temperatures. As a result, these metals do not flow in a smooth layer down a wall of silicon dioxide. Indeed, if aluminum or metal is present as a thin layer on a surface of silicon dioxide, the metal tends to ball up in isolated locations.

[0016] Xu et al. have addressed the reflow problem with aluminum metallization in U.S. patent application, Ser. No. 08/628,835, filed Apr. 5, 1996. They recommend using a carrier layer of TiN and possibly Ti deposited by a high-density plasma to perform a number of functions including increasing the adhesion of aluminum deposited in a narrow aperture extending through silicon dioxide. The carrier layer acts as a glue layer that adheres well to silicon dioxide and also acts as a wetting layer for the later deposited aluminum. As a result, the aluminum flows down the carrier layer at a relatively low temperature and thus easily fills the hole.

SUMMARY OF THE INVENTION

[0017] A structure and fabrication method for copper metallization including a copper alloy film deposited, preferably by cold sputtering, on a dielectric layer of silicon oxide. A purer copper film is then deposited on the copper alloy layer, and after the start of copper deposition the temperature is raised to promote the diffusion of the alloying element within the copper alloy layer.

[0018] The invention is applicable, among other uses, to copper filling of narrow apertures, such as vias and trenches. The invention is also applicable to planarization of copper.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019]FIG. 1 is schematic cross-sectional view of a PVD reactor useful in practicing the invention.

[0020]FIG. 2 is a schematic cross-sectional view of a void formed in filling a hole in a dielectric.

[0021]FIG. 3 is a cross-sectional view of a via filled with copper according to one embodiment of the invention.

[0022]FIG. 4 is an enlarged cross-sectional view of a portion indicated by circle 4-4 of FIG. 3 after the formation of the barrier.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0023] The parent patent application, incorporated herein by reference in its entirety, discloses the advantages of a self-annealed copper metallization including an alloying element such as magnesium or aluminum. When deposited under the proper conditions, the alloying element readily diffuses to both the interface at the exposed top surface to form a self-passivating metal oxide layer with the alloying element and to form a barrier of an oxide of the alloying metal and silicon at the underlying silica interface.

[0024] The disclosure in the parent application is primarily directed to the formation and advantages of the barrier between the copper and the silica. We have discovered that similar processes with possibly some variations can be advantageously used for hole filling.

[0025] According to one embodiment of the invention, as illustrated in the cross-sectional view of FIG. 3, a substrate includes a first dielectric layer 50 having a metal line 52 on its surface. The discussion will primarily be directed to interlevel vias, that is, conductive holes from one level of metallization to another, rather than to contacts to underlying silicon areas. A second dielectric layer 54 is deposited over the metal line 52 and the first dielectric layer 50. The second dielectric layers 54 in this embodiment is composed of a silicon oxide, for example, silicon dioxide deposited by a plasma-enhanced CVD process, although other forms of silica and silicate glasses can also be used to much the same effect. The metal line 52 is preferably formed of copper although the copper technology of the invention can be combined with lower aluminum metallization, for example, of Al/Ti/TiN. A via hole 56 is photolithographically etched through the second dielectric layer 54 down to the underlying metal line 52.

[0026] A seed layer 60 of a copper alloy is then sputter deposited into the via hole 56 and atop the second dielectric layer 54 under conditions favoring good bottom and sidewall coverage of the narrow via hole 56. Fu et al. disclose in U.S. patent application, Ser. No. ______, filed May 8, 1997 entitled Sustained Self-Sputtering Reactor Having an Increased Density Plasma [AMAT Docket 1898] a reactor for sustained self-sputtering of copper, which can be advantageously used for the required nearly conformal sputter deposition of copper and its alloys.

[0027] The seed layer 60 needs to be deposited only to a very small thickness of about 5 to 10 nm. It may be thicker, up to about 200 nm, but additional thickness detracts from production efficiency in the hole filling process to be described later. Thus, a thickness of no more than 50 or 100 nm is preferred in a production environment. If the seed layer 60 is being used to fill a narrow hole, the stated thickness is that on the side and bottom of the hole. The thickness of a sidewall deposition may be only a fraction of the thickness of deposition on a planar top surface with the ratio depending upon the feature size, its aspect ratio, and the sputtering conditions. The seed layer 60 can be sputter deposited under hot conditions so that the layer 60 self-anneals during deposition. A hot sputter is performed preferably with the substrate held in the range of 200 to 400° C. although higher temperatures are possible. However, the complexity of hot sputtering is not required for many of the effects of the invention. Instead, the seed layer 60 can be sputter deposited under cold conditions below 200° C. or even below 100° C., temperatures not favoring the diffusion of the alloying element to the interfaces. It is possible under cold sputter deposition that a copper oxide layer forms at the exposed surface of the seed layer 60, but the preferred filling process removes the copper oxide.

[0028] We have observed that the copper alloy seed layer 60 forms with a very smooth surface. In particular, a 200 nm thick Cu-Mg layer deposited on SiO2 and thereafter annealed at 450° C. for 30 minutes produced a very smooth surface. A 20 nm layer of pure copper similarly deposited over a 20 nm tantalum barrier over SiO2 produced gross agglomeration of the copper, indicating severe dewetting at temperatures as low as 200° C. These results indicated that a smooth copper alloy seed layer 60 provides good wetting to after deposited copper and thus promotes copper full-fill of deep vias and trenches.

[0029] After the thin seed layer 60 has been deposited, the via hole 56 is filled by a second deposition step with relatively pure copper. By relatively pure copper is meant copper that is at least 99 atomic % pure, and the 1% impurity or doping level does not apply to the alloying elements discussed here. The full-fill deposition step producing the copper layer 62 may be performed by PVD, by chemical vapor deposition (CVD), or by electroplating or electroless plating. These deposition methods are described by Murarka et al. in the previously cited article in Critical Reviews. Preferably, the alloy seed layer 62 is deposited in a cold sputter, and the pure copper deposition is performed before the seed layer is annealed. As a result, it is likely that the copper alloy seed layer 62 spontaneously oxidizes to form a surface layer of copper oxide although the oxygen can be annealed out because of the Cu—O bond is not very strong. For a PVD copper full-fill, it should be performed at a relatively high temperature above 300° C., preferably 400 to 550° C. The second PVD deposition may be a standard PVD process, collimated PVD, high-density plasma PVD, or yet other variations. For CVD deposition, a plasma preclean may be used. Electroplating will naturally remove the copper oxide. The smooth surface of the copper alloy seed layer 62 promotes reflow into via hole at relatively low temperatures without dewetting due to the good adhesion of Cu—Mg to the oxide. A smooth Cu alloy surface promotes adhesion for the later deposited copper. For CVD copper, reflow temperatures of no more than 200° C. are need; for electroplated copper, no more than 100° C.

[0030] After the via filling, the structure is annealed to cause the alloying element to diffuse within the copper alloy seed layer 60. The alloying element diffuses towards the dielectric layer 54 and forms a very thin barrier layer 64, as illustrated in the enlarged cross-sectional view in FIG. 3, at the interface between the seed layer 60 and the dielectric layer 54 that prevents copper from diffusing into and through the silica dielectric layer 54. The barrier layer 64 comprises an oxide of the alloying element along with some of the silicon. The alloying element will also diffuse into the copper fill 62, but the thickness of the planar overlayer of copper needs to be minimized if the thin seed layer 60 is to provide enough alloying element to form a surface passivating layer. Typically, however, the free-surface passivation is not important because the entire surface will by polished flat in a subsequent step of chemical mechanical polishing. The annealing is preferably performed within the temperature range of 300 to 400° C. although temperatures up to 600° C. can be used if they do not thermally degrade other structures on the wafer.

[0031] The annealing can be performed in a separate annealing furnace or by rapid thermal processing involving radiant lamps. It also can be performed by in situ PVD annealing, that is, either a PVD deposition performed at an elevated substrate temperature or an anneal performed in the PVD chamber after cessation of the PVD deposition. The annealing ambient may be either high vacuum, a forming gas to minimize oxidation, or a reduced oxygen partial pressure to form a surface layer of the oxide of the alloying element, e.g., MgO or Al2O3, but not copper oxide.

[0032] The single copper alloy seed layer 60 thus provides both a barrier layer at the silica interface and as and adhesion/wetting layer at the copper interface. In the prior art, separate barrier and wetting layers had been required for filling deep holes in silica with copper.

[0033] Although the description above referred to hole via for a generally square or circular via hole, the invention may be applied to other geometries. The aperture may be a trench extending a substantial distance along the surface of the dielectric. The trench need not extend through the dielectric, and the pure copper may be applied as a relatively thin conformal layer over the alloy layer in the trench.

[0034] Another application of the alloy seed layer of the invention is for copper planarization. As shown in FIG. 3, a small dimple 68 forms at the surface of the copper layer 62 overlying the via hole 56. In view of the fact the via hole 56 may be much deeper than the thickness of the planar portion of the copper layer 62, the geometry of hole filling would indicate a much deeper dimple 68, which could severely impact later formed layers. However, the same effects produced by the seed layer of the invention which promote full filling of deep holes also promote the planarization of the upper surface of the copper layer 62 due to lateral reflow of the copper as it is being deposited or is afterwards annealed, thereby reducing the size of the dimple 68.

[0035] Although magnesium is the most preferred alloying element for copper and aluminum is also known to provide beneficial results, yet other alloying elements have been used with copper, for example, boron, tantalum, tellurium, and titanium. To provide the benefits described above, such an alloying element should form stable oxides and readily diffuse through copper. Generally, the atomic alloying percentages range up to 10 atomic %. However, it is now generally believed that the Mg alloying should be kept below 6 atomic % and the Al alloying should be kept below 0.3 atomic %. A minimum alloying percentage is 0.05 atomic %.

[0036] The invention thus provides a copper metallization structure that exhibits many beneficial characteristics without undue complexity in the structure or its fabrication. The copper alloy not only provides a barrier at the dielectric interface and passivation at the free interface but also promotes the deposition of a later deposited copper layer. The effect is particularly effective in filling holes of high aspect ratios.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6458694 *Jan 23, 2001Oct 1, 2002Ebara CorporationHigh energy sputtering method for forming interconnects
US6686661 *Oct 12, 2000Feb 3, 2004Lg. Philips Lcd Co., Ltd.Liquid crystal displays; oxidation film; contains magnesium; free of migration and hillocks
US6900099Dec 18, 2003May 31, 2005Nanya Technology CorporationFlash memory cell and method for fabricating the same
US7052993Jan 14, 2004May 30, 2006Lg.Philips Lcd Co., Ltd.Thin film transistor having copper alloy wire and method of manufacturing the same
US7285496 *Nov 1, 2005Oct 23, 2007Intel CorporationHardening of copper to improve copper CMP performance
US8373832Oct 21, 2010Feb 12, 2013Ulvac, Inc.Wiring layer, semiconductor device, and liquid crystal display device using semiconductor device
US8400594Feb 23, 2012Mar 19, 2013Ulvac, Inc.Wiring layer, semiconductor device and liquid crystal display device
Classifications
U.S. Classification438/687, 257/E21.169, 257/E21.585, 257/E21.17, 257/E21.584
International ClassificationH01L21/3205, H01L21/203, H01L21/28, H01L21/285, H01L23/52, C23C14/16, C23C14/02, C23C16/02, H01L23/532, C23C16/06, H01L21/768
Cooperative ClassificationH01L21/76831, H01L21/76843, H01L21/76871, H01L21/76877, C23C14/165, H01L21/2855, H01L21/76867, H01L23/53238, C23C14/025, C23C16/0281, H01L21/76834, C23C16/06, H01L21/28556, C23C14/16, C23C14/024, H01L23/53233, H01L21/76888
European ClassificationH01L21/285B4H, H01L21/768C3F, C23C16/06, C23C14/16B, C23C14/02B, C23C14/02B2, C23C14/16, H01L21/768C4, H01L23/532M1C2, C23C16/02H2, H01L23/532M1C4, H01L21/768C8B, H01L21/768B10S, H01L21/768C3B, H01L21/768B10B, H01L21/768C3S
Legal Events
DateCodeEventDescription
Oct 11, 2013FPAYFee payment
Year of fee payment: 12
Sep 28, 2009FPAYFee payment
Year of fee payment: 8
Sep 27, 2005FPAYFee payment
Year of fee payment: 4
Jun 18, 1997ASAssignment
Owner name: APPLIED MATERIALS, INC, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DING, PEIJUN;CHIANG, TONY;HASHIM, IMRAN;AND OTHERS;REEL/FRAME:008640/0330;SIGNING DATES FROM 19970528 TO 19970530