Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010038152 A1
Publication typeApplication
Application numberUS 09/725,431
Publication dateNov 8, 2001
Filing dateNov 29, 2000
Priority dateJan 14, 2000
Also published asUS6400016, US6602732, US20020109225
Publication number09725431, 725431, US 2001/0038152 A1, US 2001/038152 A1, US 20010038152 A1, US 20010038152A1, US 2001038152 A1, US 2001038152A1, US-A1-20010038152, US-A1-2001038152, US2001/0038152A1, US2001/038152A1, US20010038152 A1, US20010038152A1, US2001038152 A1, US2001038152A1
InventorsI-Ming Chen
Original AssigneeI-Ming Chen
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for mounting a semiconductor chip on a substrate and semiconductor device adapted for mounting on a substrate
US 20010038152 A1
Abstract
A method for manufacturing a semiconductor device includes the steps of providing a semiconductor chip having a pad-mounting surface with a bonding pad, forming an inner bump on the bonding pad, and forming a conductive body on the pad-mounting surface. The conductive body has an anchor portion connecting electrically with and encapsulating the inner bump, and a contact portion offset from the anchor portion and adapted to be connected to a substrate.
Images(5)
Previous page
Next page
Claims(22)
I claim:
1. A method for mounting a semiconductor chip on a substrate, the substrate having a chip-mounting region provided with a plurality of solder points, the semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region, said method comprising the steps of:
forming a plurality of conductive inner bumps, each of which is electrically connected to and is formed so as to protrude from a respective one of the bonding pads;
forming a photoresist layer on the pad-mounting surface, wherein the inner bumps are embedded in the photoresist layer;
forming access holes in the photoresist layer, each of which is registered with and exposes at least a portion of a respective one of the inner bumps; and
forming a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion filling a respective one of the access holes and connecting electrically with and encapsulating at least a portion of a respective one of the inner bumps, the contact portion being formed on an upper surface of the photoresist layer opposite to the pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on the upper surface of the photoresist layer and interconnecting the anchor and contact portions.
2. The method of
claim 1
, wherein each of the access holes has a depth from the upper surface of the photoresist layer to the pad-mounting surface of the semiconductor chip.
3. The method of
claim 1
, wherein each of the access holes has a depth from the upper surface of the photoresist layer to a level above the respective one of the bonding pads and below a top portion of the respective one of the inner bumps.
4. The method of
claim 1
, wherein the contact portion of each of the conductive bodies is formed with a conductive outer bump that protrudes therefrom in a transverse direction relative to the extension portion, and is integrally formed with the anchor and extension portions.
5. The method of
claim 1
, further comprising the step of forming a conductive outer bump on the contact portion of each of the conductive bodies after formation of the conductive bodies such that the outer bump protrudes from the contact portion in a transverse direction relative to the extension portion.
6. The method of
claim 1
, wherein the inner bumps are made of tin solder, and the conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
7. The method of
claim 5
, wherein the inner and outer bumps are made of tin solder, and the conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
8. A semiconductor device adapted for mounting on a substrate, the substrate having a chip-mounting region provided with a plurality of solder points, said semiconductor device comprising:
a semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads which are disposed on said pad-mounting surface at locations that are offset from locations of corresponding ones of the solder points on the chip-mounting region;
a plurality of conductive inner bumps electrically and respectively connected to and protruding from said bonding pads;
a photoresist layer formed on said pad-mounting surface of said semiconductor chip, said photoresist layer being formed with a plurality of access holes registered with and exposing at least a portion of a respective one of said inner bumps on said bonding pads; and
a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of said extension portion, said anchor portion filling a respective one of said access holes and connecting electrically with and encapsulating at least a portion of a respective one of said inner bumps, said contact portion being formed on an upper surface of said photoresist layer opposite to said pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, said extension portion being formed on said upper surface of said photoresist layer and interconnecting said anchor and contact portions.
9. The semiconductor device of
claim 8
, wherein each of said access holes has a depth from said upper surface of said photoresist layer to said pad-mounting surface of said semiconductor chip.
10. The semiconductor device of
claim 8
, wherein each of said access holes has a depth from said upper surface of said photoresist layer to a level above the respective one of said bonding pads and below a top portion of the respective one of said inner bumps.
11. The semiconductor device of
claim 8
, wherein said contact portion of each of said conductive bodies is formed with a conductive outer bump that protrudes therefrom in a transverse direction relative to said extension portion, and is integrally formed with said anchor and extension portions.
12. The semiconductor device of
claim 8
, further comprising a conductive outer bump formed on said contact portion of each of the conductive bodies such that said outer bump protrudes from said contact portion in a transverse direction relative to said extension portion.
13. The semiconductor device of
claim 8
, wherein said inner bumps are made of tin solder, and said conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
14. The semiconductor device of
claim 12
, wherein said inner and outer bumps are made of tin solder, and said conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
15. A method for mounting a semiconductor chip on a substrate, the substrate having a chip-mounting region provided with a plurality of solder points, the semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region, said method comprising the steps of:
forming a plurality of conductive inner bumps, each of which is electrically connected to and is formed so as to protrude from a respective one of the bonding pads; and
forming a plurality of spaced apart conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion connecting electrically with and encapsulating a respective one of the inner bumps, the contact portion being formed on said pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on said pad-mounting surface and interconnecting the anchor and contact portions.
16. The method of
claim 15
, further comprising the step of forming a conductive outer bump on the contact portion of each of the conductive bodies after formation of the conductive bodies such that the outer bump protrudes from the contact portion in a transverse direction relative to the extension portion.
17. The method of
claim 15
, wherein the inner bumps are made of tin solder, and the conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
18. The method of
claim 16
, wherein the inner and outer bumps are made of tin solder, the conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
19. A semiconductor device adapted for mounting on a substrate, the substrate having a chip-mounting region provided with a plurality of solder points, said semiconductor device comprising:
a semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads which are disposed on said pad-mounting surface at locations that are offset from locations of corresponding ones of the solder points on the chip-mounting region;
a plurality of conductive inner bumps electrically and respectively connected to and protruding from said bonding pads; and
a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of said extension portion, said anchor portion connecting electrically with and encapsulating a respective one of said inner bumps, said contact portion being formed on said pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, said extension portion being formed on said pad-mounting surface and interconnecting said anchor and contact portions.
20. The semiconductor device of
claim 19
, further comprising a conductive outer bump formed on said contact portion of each of said conductive bodies such that said outer bump protrudes from said contact portion in a transverse direction relative to said extension portion.
21. The semiconductor device of
claim 19
, wherein said inner bumps are made of tin solder, and said conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.
22. The semiconductor device of
claim 20
, wherein said inner and outer bumps are made of tin solder, and said conductive bodies are made of a conductive metal paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin.
Description

[0001] This application is a continuation-in-part (CIP) of a co-pending U.S. patent application Ser. No. 09/564,989, filed by the applicant on May 5, 2000, and a co-pending U.S. patent application Ser. No. 09/688,855 filed by the applicant on Oct. 16, 2000, the entire disclosures of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] This invention relates to a method for mounting a semiconductor chip on a substrate and to a semiconductor device that is adapted for mounting on a substrate.

[0004] 2. Description of the Related Art

[0005] With the rapid advancement in semiconductor fabrication technology, the bonding pads on the surface of a semiconductor chip are getting smaller in size, and the distance between adjacent bonding pads are getting shorter. These can create difficulty when connecting the semiconductor chip to an external circuit, and can affect adversely the production yield.

[0006] In the co-pending U.S. patent application Ser. No. 09/564,989, the applicant disclosed a method for mounting a semiconductor chip on a substrate to prepare a semiconductor device. The substrate has a chip-mounting region provided with a plurality of solder points. The semiconductor chip has a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region. The method involves the steps of forming conductive bodies in a conductor-forming mold and transferring the conductive bodies from the mold to the pad-mounting surface of the semiconductor chip via known transfer printing techniques. Each conductive body has an extension portion electrically connected to the respective one of the bonding pads, and a connection portion extending to the location corresponding to that of the respective one of the solder points on the chip-mounting region of the substrate.

[0007] In the co-pending U.S. patent application Ser. No. 09/688,855, the applicant disclosed another method for mounting a semiconductor chip on a substrate to prepare a semiconductor device. Similar to the co-pending U.S. patent application Ser. No. 09/564,989, the substrate has a chip-mounting region provided with a plurality of solder points. The semiconductor chip has a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region. The method involves the steps of forming a photoresist layer on the pad-mounting surface with a plurality of contact receiving cavities, each of which is registered with and exposes a portion of one of the bonding pads on the pad-mounting surface, and forming a plurality of conductive bodies, each of which is electrically connected to one of the bonding pads, and each of which has an anchor portion filling one of the contact receiving cavities and connected to the respective bonding pad, an extension portion extending from the anchor portion and formed on the surface of the photoresist layer, and a contact portion protruding from one end of the extension portion and formed on the surface of the photoresist layer opposite to the anchor portion. The contact portion is disposed at the position corresponding to a respective one of the solder points on the chip-mounting region of the substrate.

SUMMARY OF THE INVENTION

[0008] The main object of the present invention is to provide a method of the type disclosed in the aforesaid co-pending U.S. patent application Ser. No. 09/564,989, for mounting a semiconductor chip on a substrate so as to overcome the aforesaid drawback.

[0009] Another object of the present invention is to provide a semiconductor device of the type disclosed in the aforesaid co-pending U.S. patent application Ser. No. 09/564,989 that is capable of overcoming the aforesaid drawback.

[0010] Still another object of the present invention is to provide a method of the type disclosed in the aforesaid co-pending U.S. patent application Ser. No. 09/688,855 for mounting a semiconductor chip on a substrate so as to overcome the aforesaid drawback.

[0011] A further object of the present invention is to provide a semiconductor device of the type disclosed in the aforesaid co-pending U.S. patent application Ser. No. 09/688,855 that is capable of overcoming the aforesaid drawback.

[0012] According to one aspect of the present invention, there is provided a method for mounting a semiconductor chip on a substrate having a chip-mounting region provided with a plurality of solder points. The semiconductor chip has a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region. The method comprises the steps of: forming a plurality of conductive inner bumps, each of which is electrically connected to and is formed to protrude from a respective one of the bonding pads; forming a photoresist layer on the pad-mounting surface, wherein the inner bumps are embedded in the photoresist layer; forming access holes in the photoresist layer, each of which is registered with and exposes at least a portion of a respective one of the inner bumps; and forming a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion filling a respective one of the access holes and connecting electrically with and encapsulating at least a portion of a respective one of the inner bumps, the contact portion being formed on an upper surface of the photoresist layer opposite to the pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on the upper surface of the photoresist layer and interconnecting the anchor and contact portions.

[0013] According to another aspect of the present invention, a semiconductor device is adapted for mounting on a substrate having a chip-mounting region provided with a plurality of solder points. The semiconductor device comprises: a semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads which are disposed on the pad-mounting surface at locations that are offset from locations of corresponding ones of the solder points on the chip-mounting region; a plurality of conductive inner bumps electrically and respectively connected to and protruding from the bonding pads; a photoresist layer formed on the pad-mounting surface of the semiconductor chip, the photoresist layer being formed with a plurality of access holes registered with and exposing at least a portion of a respective one of the inner bumps on the bonding pads; and a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion filling a respective one of the access holes and connecting electrically with and encapsulating at least a portion of a respective one of the inner bumps, the contact portion being formed on an upper surface of the photoresist layer opposite to the pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on the upper surface of the photoresist layer and interconnecting the anchor and contact portions.

[0014] According to still another aspect of the present invention, there is provided a method for mounting a semiconductor chip on a substrate having a chip-mounting region provided with a plurality of solder points. The semiconductor chip has a pad-mounting surface provided with a plurality of bonding pads, which are to be connected to corresponding ones of the solder points and which are disposed on the pad-mounting surface at locations that are offset from locations of the corresponding ones of the solder points on the chip-mounting region. The method comprises the steps of: forming a plurality of conductive inner bumps, each of which is electrically connected to and is formed to protrude from a respective one of the bonding pads; and forming a plurality of spaced apart conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion connecting electrically with and encapsulating a respective one of the inner bumps, the contact portion being formed on said pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on the pad-mounting surface and interconnecting the anchor and contact portions.

[0015] According to a further aspect of the present invention, a semiconductor device is adapted for mounting on a substrate having a chip-mounting region provided with a plurality of solder points. The semiconductor device comprises: a semiconductor chip having a pad-mounting surface provided with a plurality of bonding pads which are disposed on the pad-mounting surface at locations that are offset from locations of corresponding ones of the solder points on the chip-mounting region; a plurality of conductive inner bumps electrically and respectively connected to and protruding from the bonding pads; and a plurality of conductive bodies, each of which has an extension portion, and an anchor portion and a contact portion on opposite ends of the extension portion, the anchor portion connecting electrically with and encapsulating a respective one of the inner bumps, the contact portion being formed on the pad-mounting surface and being disposed at the location corresponding to a respective one of the solder points on the chip-mounting region of the substrate, the extension portion being formed on the pad-mounting surface and interconnecting the anchor and contact portions.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] In drawings which illustrate embodiments of the invention,

[0017]FIG. 1 is a schematic view to illustrate an inner bump formed on a semiconductor chip, which is to be mounted on a substrate according to a method of this invention;

[0018]FIG. 2 is a schematic view to illustrate a photoresist layer formed on a pad-mounting surface of the semiconductor chip of FIG. 1 according to the method of this invention;

[0019]FIG. 3 is a schematic view to illustrate a mask used in a photolithography process for the photoresist layer of FIG. 2 according to the method of this invention,

[0020]FIG. 4 is a schematic view to illustrate an access hole formed in the photoresist layer of FIG. 3 according to the method of this invention;

[0021]FIG. 5 is a schematic view to illustrate formation of a conductive body in the access hole of FIG. 4 according to the method of this invention;

[0022]FIG. 6 is a schematic view to illustrate formation of another conductive body modified from that of FIG. 5;

[0023]FIG. 7 is a schematic view to illustrate a modified access hole formed in the photoresist layer of FIG. 3 according to the method of this invention;

[0024]FIG. 8 is a schematic view to illustrate formation of the conductive body in the modified access hole of FIG. 7;

[0025]FIG. 9 is a schematic view to illustrate formation of another conductive body modified from that of FIG. 8;

[0026]FIG. 10 is a schematic view to illustrate formation of the inner bump and the conductive body on the pad-mounting surface of the semiconductor chip according to a modified method of this invention; and

[0027]FIG. 11 is a schematic view to illustrate formation of another conductive body modified from that of FIG. 10.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0028]FIG. 1 illustrates a semiconductor chip 1 to be mounted on a substrate 7 according to the method of this invention. The substrate 7 has a chip-mounting region provided with a plurality of solder points 71 (only one solder point 71 is shown). The semiconductor chip 1 has a pad-mounting surface 10 provided with a plurality of bonding pads 11 (only one bonding pad 11 is shown), which are to be connected to corresponding ones of the solder points 71 and which are disposed on the pad-mounting surface 10 at locations that are offset from locations of the corresponding ones of the solder points 71 on the chip-mounting region of the substrate 7.

[0029] FIGS. 1 to 5 illustrate consecutive steps of processing the semiconductor chip 1 for forming a semiconductor device that is to be mounted on the substrate 7 according to the method of this invention.

[0030] In FIG. 1, a plurality of conductive inner bumps 2 (only one inner bump is shown) are respectively formed on and protrude from the bonding pads 11 on the pad-mounting surface 10 of the semiconductor chip 1 via known soldering techniques.

[0031] In FIG. 2, a light-curable layer, such as a photoresist layer 3, is formed on the pad-mounting surface 10 such that the inner bumps 2 are embedded in the photoresist layer 3.

[0032] In FIG. 3, a mask 4 is superimposed on the phtoresist layer 3, and the photoresist layer 3 is exposed at positions that are offset from the inner bumps 2 and the bonding pads 11. The exposed portion of the photoresist layer 3 hardens, and forms an insulative isolating layer that covers the pad-mounting surface 10.

[0033] In FIG. 4, a plurality of access holes 30 (only one is shown) are formed in the photoresist layer 3 by removing the unexposed portion of the photoresist layer 3 from the isolating layer via solvent washing. Each of the access holes 30 exposes a portion of a respective one of the inner bumps 2. Each of the access hole 30 has a depth from an upper surface of the photoresist layer 3 to the pad-mounting surface 10 of the semiconductor chip 1 that is opposite to the upper surface of the photoresist layer 3.

[0034] In FIG. 5, a plurality of conductive bodies 5 (only one is shown) are formed respectively in the access holes 30. Each of the conductive bodies 5 has an extension portion 501, and an anchor portion 500 and a contact portion 502 on opposite ends of the extension portion 501. The anchor portion 500 fills a respective one of the access holes 30, and connects electrically with and encapsulates a respective one of the inner bumps 2. The contact portion 502 is formed on the upper surface of the photoresist layer 3, and is disposed at the location corresponding to a respective one of the solder points 71 on the chip-mounting region of the substrate 7. The extension portion 501 is formed on the upper surface of the photoresist layer 3, and interconnects the anchor and contact portions 500, 502. An outer bump 6 is subsequently formed on and protrudes from the contact portion 502 of each conductive body 5 via known soldering techniques after formation of the conductive bodies 5, and is registered with the respective one of the solder points 71 on the chip-mounting region of the substrate 7.

[0035] The inner and outer bumps 2 are preferably formed from tin solder, and the conductive bodies 5 are formed from conductive paste that contains a metal selected from a group consisting of gold, silver, copper, iron, tin, and aluminum.

[0036]FIG. 6 illustrates a modified conductive body 5 for each bonding pad 11. Instead of forming the outer bump 6 on the contact portion 502 of each conductive body 5 by soldering techniques, the outer bump 6 is formed integrally with the anchor and extension portions 500, 501 of the respective conductive body 5.

[0037] FIGS. 7 to 9 illustrate a modified access hole 30 formed in the photoresist layer 3 for each conductive body 5 according to the aforesaid method of this invention. Each access hole 30 extends from the upper surface of the photoresist layer 3 to a level that is above the pad-mounting surface 10 and that is below a top portion of the respective inner bump 2. The conductive bodies 5 shown in FIGS. 8 and 9 correspond to those shown in FIGS. 5 and 6, but with the anchor portions of the same encapsulating only portions of the inner bumps 2. The remaining portions of the inner bumps 2 are embedded in the photoresist layer 3.

[0038]FIGS. 10 and 11 illustrate a modified method of this invention based on the previous embodiment. The conductive bodies 5 shown in FIGS. 10 and 11 correspond to those shown in FIGS. 5 and 6, except that no photoresist layer 3 is formed on the pad-mounting surface 10. Formation of the conductive bodies 5 on the pad-mounting surface 10 in the method of FIGS. 10 and 11 can be carried out by known printing techniques as disclosed in the aforesaid co-pending applications.

[0039] With the design of the conductive bodies 5 according to the method of this invention, the difficulty encountered in the prior art can be abated, and the production yield can be significantly increased. Moreover, with the anchor portions 500 of the conductive bodies 5 anchoring at the inner bumps 2, the former can be held firmly in contact with the bonding pads 11 without peeling off during the subsequent processing steps, such as thermal test.

[0040] With the invention thus explained, it is apparent that various modifications and variations can be made without departing from the spirit of the present invention. It is therefore intended that the invention be limited only as recited in the appended claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8674517 *Dec 16, 2011Mar 18, 2014Stmicroelectronics (Crolles 2) SasMethod of assembling two integrated circuits and corresponding structure
US20120153475 *Dec 16, 2011Jun 21, 2012Stmicroelectronics (Crolles 2) SasMethod of assembling two integrated circuits and corresponding structure
Legal Events
DateCodeEventDescription
Jan 10, 2014REMIMaintenance fee reminder mailed
Dec 4, 2009FPAYFee payment
Year of fee payment: 8
Dec 5, 2005FPAYFee payment
Year of fee payment: 4
Feb 7, 2005ASAssignment
Owner name: EVERGRAND HOLDINGS LIMITED, VIRGIN ISLANDS, BRITIS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COMPUTECH INTERNATIONAL VENTURES LIMITED;REEL/FRAME:015653/0116
Effective date: 20041110
Owner name: EVERGRAND HOLDINGS LIMITED P.O. BOX 3152, ROAD TOW
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COMPUTECH INTERNATIONAL VENTURES LIMITED /AR;REEL/FRAME:015653/0116
Sep 12, 2002ASAssignment
Owner name: COMPUTECH INTERNATIONAL VENTURES LIMITED, VIRGIN I
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, I-MING;REEL/FRAME:013352/0572
Effective date: 20020801
Owner name: COMPUTECH INTERNATIONAL VENTURES LIMITED DRAKE CHA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, I-MING /AR;REEL/FRAME:013352/0572