US20010039725A1 - Process for manufacturing electronic circuits - Google Patents
Process for manufacturing electronic circuits Download PDFInfo
- Publication number
- US20010039725A1 US20010039725A1 US09/882,019 US88201901A US2001039725A1 US 20010039725 A1 US20010039725 A1 US 20010039725A1 US 88201901 A US88201901 A US 88201901A US 2001039725 A1 US2001039725 A1 US 2001039725A1
- Authority
- US
- United States
- Prior art keywords
- circuit substrate
- solder
- laser beam
- treating vessel
- process according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3489—Composition of fluxes; Methods of application thereof; Other methods of activating the contact surfaces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1181—Cleaning, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7501—Means for cleaning, e.g. brushes, for hydro blasting, for ultrasonic cleaning, for dry ice blasting, using gas-flow, by etching, by applying flux or plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81014—Thermal cleaning, e.g. decomposition, sublimation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/81022—Cleaning the bonding area, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/166—Material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49174—Assembling terminal to elongated conductor
Definitions
- This invention relates to a process for manufacturing an electronic circuits wherein an electronic device or component (part) such as semiconductor integrated circuit (LSI) is connected to a circuit substrate, especially by soldering without using flux.
- an electronic device or component such as semiconductor integrated circuit (LSI) is connected to a circuit substrate, especially by soldering without using flux.
- soldering between a circuit substrate and a semiconductor integrated circuit (LSI) or the like has required that the surfaces of the metals in question to be joined should be kept clean and free from any material hindering wettability.
- Plating has also required that the surface of the metal in question to be plated should be kept clean so that oxide film or layer or the like may not exist thereon.
- the material hindering wettability of solder includes oxides, chlorides, sulfides, carbonates, various types of organic compounds, etc.
- the most serious obstacle in the processes such as soldering, plating or ultrasonic heat pressure bonding of an Au wire or Au ribbon is oxide film present on the surface of the metal in question such as solder, nickel (Ni), nickel alloys (alloys of nickel with other substances).
- This oxyde film is usually chemically dissolved by flux and converted into a liquid compound.
- the surface of the metal in question and metal atoms of solder get an opportunity to directly collide with each other to form a metallic bonding state sharing an outer electron shell, so that the metal in question and solder can be alloyed.
- flux residues still remain on the surface and must be cleaned off.
- oxide film acts as an insulating (dielectric) film to prevent electric conduction therethrough necessary for electroplating which is a typical example of plating and thus hinders such electroplating.
- Oxide film also hinders replacement plating by preventing the reaction between the surface of the metal in question and a plating liquid.
- oxide film should be also removed by liquid treatment with hydrochloric acid or the like.
- residues still remain and are largely responsible for lowering the bonding reliability. Residues have been conventionally cleaned off with chlorofluorocarbons.
- a glazing method has also been proposed, which provides highly corrosion- and abrasion-resistant materials with very fine homogeneous texture or amorphous structure by irradiating metallic materials, steel materials, carbides or the like with laser beam.
- This glazing method is used for processing metallic materials to be subjected to high temperatures and high pressures such as materials for automobile turbines, and discussed in, for example, “Laser Processing, Second Series”, by A. Kobayashi, pp. 164, published by Kaihatsusha.
- a known method for removing oxide film on the surfaces of metals without using flux or hydrochloric acid employs argon sputtering.
- Japanese Patent Application Laying Open (KOKAI or Unexamined Publication) No. 63-97382 discloses a method for providing a highly adhesive pinhole-free coating film by plating a surface of, a metallic workpiece, roughened by blasting with an alloy element and thereafter melt processing the plated layer by irradiation with laser beam.
- Japanese Patent Application Laying Open (KOKAI) 62-256961 discloses a method for preparing a surface-treated layer with good corrosion resistance and solderability by forming an anodized layer on the surface of a base material formed of aluminium or alloys thereof.
- a drying step is indispensable after cleaning.
- the object of this invention is to solve the above problems of the prior arts and provide a process for manufacturing electronic circuits, according to which soldering can be carried out without using flux by applying a metal surface treatment procedure which allows oxide film, organic matters, carbon or the like on the surfaces of metals to be easily removed without complex process nor unfavorably affecting electronic devices, components or circuit substrates.
- the above object is attained by a procedure of connecting an electronic device or component and a circuit substrate by means of solder, comprising the steps of irradiating said solder with laser beam to clean said solder, aligning or registering, and mounting said electronic device on said circuit substrate, and hot-melting said solder in a low-oxygen content atmosphere to bond said electronic device and said circuit substrate with each other.
- the surface of a metal such as solder is irradiated with laser beam having a lower energy than the energy changing the texture of the surface of the metal.
- laser beam having a lower energy than the energy changing the texture of the surface of the metal.
- Oxide film on the surface of the metal can successfully be removed whether said laser beam irradiation takes place in any of the atmosphere such as air or He gas, or in vacuum.
- the electronic device or component and circuit substrate to be connected by solder are aligned or registered by a pre-setting liquid, and thereafter they are soldered together by hot-melting the solder from which has been removed oxide film in a low-oxygen content atmosphere.
- good soldering can be achieved without oxidizing soldered surfaces.
- FIG. 1 is a sectional view for illustrating a metal surface treatment procedure according to Example 1 of this invention.
- FIG. 2 is a sectional view for illustrating a variation or modification of Example 1 wherein the surfaces of solder bumps on a semiconductor integrated circuit (LSI) or the like are irradiated with laser beam via a lens or mirror, instead of the solder layer of FIG. 1.
- LSI semiconductor integrated circuit
- FIG. 3 is a scanning electron micrograph of the surface of the solder layer before irradiation with laser beam according to the Example 1.
- FIG. 4 is an enlarged photograph of FIG. 3.
- FIG. 5 is a scanning electron micrograph of the surface of the solder layer after irradiated with laser beam according to the Example 1.
- FIG. 6 is an enlarged photograph of FIG. 5.
- FIG. 7 is a graph plotting the relation between the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation energy density per pulse (J/cm 2 ) as abscissa in Example 1.
- FIG. 8 is a graph plotting the oxide film level (%) on the Sn-Pb surface as ordinate and the irradiation cycle number (number of irradiations) at a fixed energy density of 1.5 (J/cm 2 ) as abscissa in Example 1.
- FIG. 9 is a sectional view showing an example of an electronic circuit soldered according to Example 1.
- FIG. 10 is a sectional view showing another example of an electronic circuit soldered according to Example 1.
- FIG. 11 is a sectional view for illustrating a metal surface treatment procedure according to Example 2 of this invention.
- FIG. 12 is a graph plotting the relation between the thickness of the oxide film (nm) formed on the nickel layer as ordinate and the laser beam irradiation energy density (J/cm 2 ) as abscissa when the laser beam irradiation cycle number for the same zone of the nickel layer is fixed in Example 2.
- FIG. 13 is a graph plotting the relation between the thickness of the oxide film (nm) formed on the surface of the nickel layer as ordinate and the laser beam irradiation cycle number for the same zone of the nickel layer as abscissa when the laser beam irradiation energy density is fixed in Example 2.
- FIG. 14 is a sectional view for illustrating a process for making an electronic device according to Example 3 of this invention.
- FIG. 15 is a configurative sectional view of an electronic device to which the anti-reoxidizing means has actually been applied in Example 3.
- FIG. 16 is a sectional view showing an example wherein an electronic device and a nickel (Ni) layer or nickel alloy layer on a ceramic substrate are directly electrically connected by solder without using an input/output (I/O) pin of FIG. 15.
- FIG. 17A is a plan view for illustrating a process for making an electronic circuit according to Example 4 of this invention.
- FIG. 17B is a sectional view taken along a line XVIIB-XVIIB of FIG. 17A.
- FIG. 18 is a sectional view showing the configuration of a circuit substrate on which has been pre-set an electronic device to be soldered by a manufacturing apparatus according to an embodiment of this invention.
- FIG. 19 is a perspective view showing the configuration of an apparatus for manufacturing electronic circuits according to an embodiment of this invention.
- FIG. 20 is a sectional view showing an inside of a treating vessel.
- FIG. 21 lists examples of the liquid used for pre-setting an electronic device.
- FIG. 1 is a sectional view for illustrating a metal surface treatment procedure or process or method according to Example 1 of this invention, which shows a ceramic substrate 1 , a metallized layer 2 , a solder layer 3 a , oxide film or layer 4 , laser beam 5 , a lens 6 , and a mirror 7 .
- the oxide 4 grown (or residues of organic matters, carbon, etc.) on the surface of the solder layer 3 a on the surface of the metallized layer 2 formed on the top of the ceramic substrate 1 is removed as shown in FIG. 1.
- the metallized layer 2 is made of, for example, a titanium (Ti), nickel (Ni), or nickel alloy film.
- the surface of the solder layer 3 a is irradiated with the laser beam 5 via the lens 6 and the mirror 7 .
- the oxide 4 is thus removed.
- FIG. 2 shows a variation or modification of Example 1, wherein the surfaces of solder bumps 3 b on a semiconductor integrated circuit (LSI) or the like are irradiated with laser beam 5 via a lens 6 and a mirror 7 , instead of the solder layer 3 a of FIG. 1.
- LSI semiconductor integrated circuit
- the laser beam 5 used in Example 1 has a lower energy than the energy required to change the metallic texture or structure of the solder layer 3 a or solder bumps 3 b . More specifically, it has an energy which is higher than the bonding energy between Sn (tin) atom and O (oxygen) atom on the surface of the solder layer 3 a or solder bumps 3 b but lower than the bonding energy between Sn-Pb atoms.
- solder layer 3 a or solder bumps 3 b When the solder layer 3 a or solder bumps 3 b is irradiated with such laser beam 5 , only the bonds of Sn-Pb atoms with O atoms on the surface are broken or released by the energy of the laser beam 5 while the solder on the surface remains unmolten.
- the oxide film 4 on the surface of the solder layer 3 a or solder bumps 3 b is thus removed. Organic matters, carbon, etc. on the metal surface are also removed simultaneously.
- the laser beam 5 is preferably pulsed laser beam with a pulse width of 1 ⁇ s or less, for example.
- the laser beam 5 is preferably excimer laser beam with short wavelength (high photon energy), for example.
- the oxide film 4 on the surface of the solder layer 3 a or solder bumps 3 b could be conveniently removed whether the irradiation with the laser beam 5 took place in any of the gaseous atmosphere such as air or He gas or in vacuum.
- FIG. 3 is a photograph of the surface state or condition of the solder layer 3 a observed by a scanning electron microscope before irradiation with laser beam
- FIG. 4 is an enlarged photograph of FIG. 3.
- FIG. 5 is a photograph of the surface state or condition of the solder layer 3 a similarly observed by a scanning electron microscope after irradiation with laser beam
- FIG. 6 is an enlarged photograph of FIG. 5.
- FIG. 7 is a graph plotting the relation between the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation energy density per pulse (J/cm 2 ) (laser beam irradiation energy per unit area) as abscissae.
- FIG. 7 shows that the residual oxide film level is lower than the untreated oxide film level when the laser beam irradiation energy density ranges from 0.5 J/cm 2 to 4.0 J/cm 2 , and especially reaches the minimum when the laser beam irradiation energy density is 1.5 J/cm 2 .
- the oxide film level herein is the oxygen content measured by energy diffusion X-ray spectroscopy (EDX).
- FIG. 8 is a graph plotting the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation cycle number (i.e. number of times of irradiation) as abscissa when the laser beam irradiation energy density is fixed at 1.5 (J/cm 2 ).
- FIG. 8 shows that the residual oxide film level is low when the irradiation cycle number ranges from 6 to 10, and especially reaches the minimum when the irradiation cycle number is 8.
- FIG. 9 shows a cross section of a main part of an electronic circuit made by flux-free soldering an integrated circuit (LSI) 8 onto a metallized layer 2 formed on the top of a ceramic substrate 1 after removing oxide film on the surface of solder bumps 3 b according to the metal surface treatment procedure of Example 1, and
- FIG. 10 shows a cross section of a main part of an electronic circuit similarly made by fluxfree soldering after removing oxide film on the surface of solder bumps 3 b under a sealing cap 9 .
- LSI integrated circuit
- FIG. 11 is a sectional view for illustrating a metal surface treatment procedure or process or method according to Example 2 of this invention.
- the nickel (Ni) layer (or nickel alloy layer) 2 a is normally liable to be oxidized so that the oxide film 4 is readily formed on the surface of the nickel (Ni) layer or nickel alloy layer 2 a.
- the surface of the nickel layer 2 a is irradiated with laser beam 5 via the lens 6 and the mirror 7 , in the same way as the above Example 1.
- FIG. 12 is a graph plotting, by way of example, the relation between the thickness (nm) of the oxide film 4 formed on the nickel 2 a as ordinate and the laser beam irradiation energy density (J/cm 2 ) (laser beam irradiation energy per unit area) as abscissa when the cycle number of irradiation with the laser beam 5 for the same zone of the nickel layer 2 a is fixed at 10 .
- FIG. 12 shows that a larger amount of oxide film can be removed as the irradiation energy density of the laser beam 5 increases, and that the oxide film 4 can be similarly removed even when the initial thickness of the oxide film is changed.
- FIG. 13 is a graph plotting, by way of example, the relation between the thickness of the oxide film 4 (nm) formed on the surface of the nickel layer 2 a as ordinate and the laser beam irradiation cycle number for the same zone or area of the nickel layer 2 a as abscissa when the irradiation energy density of the laser beam 5 is fixed at 0.75 (J/cm 2 ).
- FIG. 13 shows that the thickness of the oxide film decreases as the irradiation cycle number increases.
- FIG. 14 is a sectional view for illustrating a process for making an electronic device such as semiconductor integrated circuit (LSI) according to Example 3 of this invention.
- LSI semiconductor integrated circuit
- Example 3 an oxide (or residues of organic matters, carbon, etc.) on the surface of a nickel (Ni) layer (or nickel alloy layer) 2 a formed on the top of a ceramic substrate 1 is removed by the metal surface treatment procedure of the above Example 1 or 2, and then a plating layer 10 is applied, as shown in FIG. 14.
- the plating may be any of electroplating, electroless plating or replacement plating, but the plating material herein is generally gold (Au) to prevent reoxidation.
- the oxide film on the nickel (Ni) layer or nickel alloy layer 2 a of metallized layer can thus be removed while preventing the layer from reoxidation.
- FIG. 15 shows a configurative sectional view of an electronic device to which the anti-reoxidizing means of Example 3 has actually been applied.
- Example 3 In the process of Example 3, a nickel (Ni) layer (or nickel alloy layer) 2 a of metallized layer is formed on a ceramic substrate 1 and an organic insulating layer 15 is applied thereon. This organic insulating layer 15 is perforated to expose said nickel (Ni) layer 2 a and an oxide film on the surface of thus exposed nickel (Ni) layer 2 a is removed by the surface treatment procedure of the above Example 1 or 2, and thereafter an anti-reoxidizing plating layer 10 is applied. Then, an input/output (I/O) pin 12 is bonded by solder 11 .
- I/O input/output
- the input/output (I/O) pin 12 and the nickel (Ni) layer 2 a on the ceramic substrate 1 can be electrically connected in good conditions by the solder 11 without applying the anti-reoxidizing plating layer (Au plating) 10 within about one week after the oxide film 4 has been removed by laser beam 5 .
- FIG. 16 shows a case where an electronic device and a nickel (Ni) layer 2 a on a ceramic substrate 1 are directly electrically connected by solder 11 without using an inlet/outlet (I/O) pin 12 shown in FIG. 15.
- FIGS. 17A and 17B illustrate a process for making an electronic device such as semiconductor integrated circuit according to Example 4 of this invention, wherein FIG. 17A is a plan view and FIG. 17B is a sectional view taken along the line XVIIB - XVIIB of FIG. 17A.
- a metal film 13 for example, chromium (Cr), titanium (Ti)
- Cr chromium
- Ti titanium
- a nickel (Ni) layer (or nickel alloy layer) 2 a is applied thereon, as shown in FIGS. 17A and 17B.
- Oxide (or resudues of organic matters, carbon, etc.) on the surface of this nickel (Ni) layer (or nickel alloy layer) 2 a is removed by the surface treatment procedure of the above Example 1 or 2, and thereafter a gold (Au) ribbon or gold (Au) wire 14 is bonded by ultrasonic heat pressure technique.
- the laser beam energy may be suitably controlled depending on the nature or property of the metal material.
- pulsed laser beam was mentioned above as an example, similar effects can be achieved by continuous irradiation with laser beam having a longer wavelength such as CO lasers provided that appropriate controlling means is added to prevent the metal texture itself from melting.
- the laser irradiation may cause the metal texture on the surface to melt, but it is permissible so far as it lasts briefly.
- FIG. 18 is a sectional view showing a configuration or structure of a circuit substrate on which has been ore-set an electronic device to be soldered by a manufacturing apparatus according to an embodiment of this invention
- FIG. 19 is a perspective view showing a configuration or structure of an apparatus for manufacturing electronic circuits according to an embodiment of this invention
- FIG. 20 is a sectional view showing an inside or inner structure of a treating vessel
- FIG. 21 lists examples of the liquid used for pre-setting an electronic device.
- FIGS. 18 to 20 show an electronic device 21 , a liquid 22 for pre-setting the electronic device 21 , lands for electric connection 23 , a circuit substrate 24 , solder 25 , a treating vessel 26 , a pressure controlling section 27 , an oxygen content monitoring section 28 , a temperature controlling section 29 , an electronic circuit substrate transferring section 30 , a controlling section 31 , an electronic circuit substrate to be treated 32 , a carbon heater 33 , a cooling plate 34 , a gas introducing system 35 , and a vacuum exhaust or evacuation system 36 .
- the electronic circuit substrate structure to be treated 32 formed of an electronic device and a circuit substrate which are to be soldered together comprises the electronic device 21 such as LSI provided with solder bump terminals of solder 25 and pre-set on the circuit substrate 24 made from ceramic, glass or epoxy, etc. by the liquid 22 for pre-setting the electronic device 21 thereon.
- the electronic device 21 and the circuit substrate 24 are aligned or registered so that each of the lands 23 on the circuit substrate 20 to be soldered and the corresponding solder 25 on the electronic device 21 may be matched each other.
- an apparatus for manufacturing electronic circuits wherein the electronic circuit substrate to be treated 32 formed of the electronic device 21 pre-set on the circuit substrate 24 is treated to bond solder 25 on the electronic device 21 with the lands 23 on the circuit substrate 24 according to the embodiment of this invention as described above comprises the treating vessel 26 for carrying out soldering by heating, cooling or otherwise treating the electronic circuit substrate to be treated 32 as shown in FIG.
- the pressure controlling section 27 for controlling the evaporation rate of the liquid 22
- the oxygen content monitoring section 28 for monitoring the oxygen content in a low-oxygen content or concentration atmosphere formed in the treating vessel 26
- the temperature controlling section 29 for the carbon heater 33 heating the electronic circuit substrate to be treated 32
- the electronic circuit substrate transferring section 30 for automating a series of transfer operations and the controlling section 31 for automatically controlling the whole apparatus.
- the treating vessel 26 contains therein the carbon heater 33 for heating an electronic circuit substrate to be treated 32 , and the water-cooled metallic cooling plate 34 for cooling the heated carbon heater 33 and electronic circuit substrate to be treated 32 .
- the electronic circuit substrate to be treated 32 is disposed and treated on the carbon heater 33 .
- the gas introducing system 35 and the vacuum exhaust or evacuation system 36 are connected to the treatment vessel 26 to control the treatment atmosphere inside the treating vessel 26 .
- the treating vessel 26 , gas introducing system 35 , vacuum exhaust system 36 and heating means such as the carbon heater 33 constitute a reflow heating system.
- a precontrolled amount of the liquid 22 is fed onto the circuit substrate 24 by a dispenser (not shown). This feed amount is controlled to be capable of covering the solders 25 and the lands 23 but not to move up the electronic device 21 even by the surface tension of the liquid 22 or other action. Then, the electronic device 21 such as LSI is mounted on the circuit substrate 24 so that the solder 25 provided beforehand on the circuit substrate 24 may be aligned or registered with the corresponding or respective lands 23 on the electronic device 21 coated with the liquid 22 .
- the circuit substrate 24 carrying the electronic device 21 forms an electronic circuit substrate to be treated 32 as shown in FIG. 18, which is then placed in the electronic circuit substrate transferring section 30 of the manufacturing apparatus of FIG. 19.
- the electronic circuit substrate to be treated 32 placed in the electronic circuit substrate transferring section 30 is transferred by a sort of robot, such as program-controlled manipulator or transfer mechanism, onto the carbon heater 33 in the treating vessel 26 , as shown in FIG. 20.
- the gas in the treating vessel 26 is exhausted or evacuated by a vacuum exhaust system 36 formed of a rotary pump or the like and a non-oxidizing gas such as He, nitrogen (N) or a reducing gas such as mixture of hydrogen (H) and nitrogen (N) is introduced via a flow- and pressure-controllable gas introducing system 35 to once restore the inside of the treating vessel 26 to atmospheric pressure.
- a non-oxidizing gas such as He, nitrogen (N) or a reducing gas such as mixture of hydrogen (H) and nitrogen (N)
- a flow- and pressure-controllable gas introducing system 35 to once restore the inside of the treating vessel 26 to atmospheric pressure.
- the electronic circuit substrate to be treated 32 is heated by direct thermal conduction from the carbon heater 33 while the occurrence or abnormalities is constantly monitored during heating. This heating is controlled at a temperature higher than the melting point of the solder 25 by the temperature controlling section 29 .
- the temperature of the carbon heater 33 is set at 250° C.
- the liquid 22 used for pre-setting the electronic device 21 on the circuit substrate 24 begins to evaporate. If it is desired to promote or suppress this evaporation, the pressure of the gas introduced to form a low-oxygen content atmosphere as described above may have been set lower or higher than atmospheric pressure. After the solder 25 melts and soldering is completed, cooling water is supplied to the water-cooled metallic cooling plate 34 to cool the heated carbon heater 33 and electronic circuit substrate to be treated 32 , and then the electronic circuit substrate to be treated 32 is taken out by the substrate transferring section 30 .
- a solder having a melting point of 220° C. is used and the temperature of the carbon heater 33 is set at 250° C.
- a rosin-free alcoholic liquid as shown in FIG. 21 may be used, for example.
- the liquid A shown in FIG. 21 is ethylene glycol having a boiling point of 197° C. which is relatively lower than the melting point 221° C. of the solder 25 used. Such a liquid begins to evaporate as the temperature of the electronic circuit substrate to be treated 32 rises after the carbon heater 33 starts to heat it. In this embodiment which uses the solder having a melting point of 221° C. and the carbon heater 33 rising up to 250° C., the liquid will have completely evaporated before soldering is completed.
- cooling water is supplied to the cooling plate 34 to cool the heated carbon heater 33 and electronic circuit substrate to be treated 32 and then the electronic circuit substrate to be treated 32 is removed or taken out by the substrate transferring section 30 .
- the soldering can be carried out without leaving any trace of the liquid used for ore-setting and therefore the cleaning step after soldering can be omitted according to this embodiment.
- the liquid B shown in FIG. 21 is triethylene glycol having a boiling point of 287° C., which is relatively higher than the melting point 221° C. of the solder 25 used.
- Such liquid slowly evaporates even if the temperature of the electronic circuit substrate to be treated 32 rises after the carbon heater 33 starts to heat it, and the liquid will not completely evaporate and will be left after soldering is completed.
- the treating vessel 26 is evacuated to lower its inner pressure after soldering is completed. This allows the liquid to have completely evaporated before the electronic circuit substrate to be treated 32 is cooled by the cooling plate 34 , and enables to omit the cleaning step after soldering similarly to the case which uses the liquid A.
- the evaporation rate of the liquid A or B is regulated by controlling the pressure in the treating vessel 26 so that the liquid which has pre-set the electronic device may be left until the solder melts during soldering but the liquid may have completely evaporated when soldering is completed by the molten solder. Since the liquid is left until the solder melts, solder joints can be protected against oxidation and more reliable soldering can be carried out even in an atmosphere containing some level of oxygen.
- this invention allows oxide film on the surface of metal to be removed without using flux by irradiating the surface of the metal such as solder with laser beam having a lower energy than the energy changing the texture of the surface of the metal.
- This invention also prevents the oxidation of circuit substrates, lands or contact pads of electronic devices and solder during heating and ensures more reliable soldering by pre-setting an electronic device and a circuit substrate by a specific liquid and hot-melting solder in a low-oxygen content atmosphere.
- this invention enables to omit the cleaning process using flux such as chlorofluorocarbons, thus enables to prevent harmful influences on the global environment as well as to reduce production equipments and production steps.
Abstract
Description
- This invention relates to a process for manufacturing an electronic circuits wherein an electronic device or component (part) such as semiconductor integrated circuit (LSI) is connected to a circuit substrate, especially by soldering without using flux.
- Soldering between a circuit substrate and a semiconductor integrated circuit (LSI) or the like has required that the surfaces of the metals in question to be joined should be kept clean and free from any material hindering wettability.
- Plating has also required that the surface of the metal in question to be plated should be kept clean so that oxide film or layer or the like may not exist thereon.
- When an Au wire or Au ribbon or the like is to be bonded on the surface of the metal in question by ultrasonic heat pressure technique, oxide film on the surface of the metal in question is also troublesome and therefore the surface of the metal in question must be kept clean.
- The material hindering wettability of solder includes oxides, chlorides, sulfides, carbonates, various types of organic compounds, etc. Particularly, the most serious obstacle in the processes such as soldering, plating or ultrasonic heat pressure bonding of an Au wire or Au ribbon is oxide film present on the surface of the metal in question such as solder, nickel (Ni), nickel alloys (alloys of nickel with other substances).
- This oxyde film is usually chemically dissolved by flux and converted into a liquid compound. Thus, the surface of the metal in question and metal atoms of solder get an opportunity to directly collide with each other to form a metallic bonding state sharing an outer electron shell, so that the metal in question and solder can be alloyed. However, flux residues still remain on the surface and must be cleaned off.
- The presence of oxide film hinders plating. For example, oxide film acts as an insulating (dielectric) film to prevent electric conduction therethrough necessary for electroplating which is a typical example of plating and thus hinders such electroplating.
- Oxide film also hinders replacement plating by preventing the reaction between the surface of the metal in question and a plating liquid.
- In these plating processes, oxide film should be also removed by liquid treatment with hydrochloric acid or the like. However, residues still remain and are largely responsible for lowering the bonding reliability. Residues have been conventionally cleaned off with chlorofluorocarbons.
- Recently, a technology has been developed to omit the step of cleaning off flux residues by using abietic acid (rosin) which leaves less amount of residues as flux and a minor amount of adipic acid or the like. However, the bonding reliability is insufficient.
- This technology is described in detail in “Alumit Technical Journal19” (1992) and “Action Mechanism and Problems of Cleaning-Free Flux” by Kubota of Japan Industrial Technology Development Research Institute, Co.
- A glazing method has also been proposed, which provides highly corrosion- and abrasion-resistant materials with very fine homogeneous texture or amorphous structure by irradiating metallic materials, steel materials, carbides or the like with laser beam. This glazing method is used for processing metallic materials to be subjected to high temperatures and high pressures such as materials for automobile turbines, and discussed in, for example, “Laser Processing, Second Series”, by A. Kobayashi, pp. 164, published by Kaihatsusha.
- A known method for removing oxide film on the surfaces of metals without using flux or hydrochloric acid employs argon sputtering.
- Japanese Patent Application Laying Open (KOKAI or Unexamined Publication) No. 63-97382 discloses a method for providing a highly adhesive pinhole-free coating film by plating a surface of, a metallic workpiece, roughened by blasting with an alloy element and thereafter melt processing the plated layer by irradiation with laser beam.
- Further, Japanese Patent Application Laying Open (KOKAI) 62-256961 discloses a method for preparing a surface-treated layer with good corrosion resistance and solderability by forming an anodized layer on the surface of a base material formed of aluminium or alloys thereof.
- As a result of reviews and studies of the above prior arts, the inventors have found the following problems.
- (1) The method for removing oxide film by means of flux before soldering a circuit substrate and an integrated circuit involves the problem of necessarily requiring the step of cleaning off flux residues. Acid or the like remaining as residues may also cause the corrosion of metal.
- In addition, a drying step is indispensable after cleaning.
- (2) The method for removing oxide film by argon sputtering involves the problem of requiring a treatment in vacuum, with the result that the equipments can hardly be controlled and electronic devices or active elements of electronic devices may be unfavorably affected by argon sputter.
- (3) The laser beam-mediated glazing method and the laser processing method disclosed in Japanese Patent Application Laying Open (KOKAI) 63-97382 will disadvantageously cause oxide film to grow during solidification of the metal surface because the both methods force the metal texture on the surface to melt by high energy laser beam in order to have abrasion resistance or denseness on the metal surface.
- The surface treatment method disclosed in Japanese Patent Application Laying Open (KOKAI) 62-256961 can not be applied because it does not belong to the technique for removing oxide film.
- The object of this invention is to solve the above problems of the prior arts and provide a process for manufacturing electronic circuits, according to which soldering can be carried out without using flux by applying a metal surface treatment procedure which allows oxide film, organic matters, carbon or the like on the surfaces of metals to be easily removed without complex process nor unfavorably affecting electronic devices, components or circuit substrates.
- According to this invention, the above object is attained by a procedure of connecting an electronic device or component and a circuit substrate by means of solder, comprising the steps of irradiating said solder with laser beam to clean said solder, aligning or registering, and mounting said electronic device on said circuit substrate, and hot-melting said solder in a low-oxygen content atmosphere to bond said electronic device and said circuit substrate with each other.
- In this procedure, the surface of a metal such as solder is irradiated with laser beam having a lower energy than the energy changing the texture of the surface of the metal. Thus, only the bonds between metal atoms and oxygen atoms on the surface of the metal are broken or released by the energy of the laser beam to remove oxide film as well as organic matters, carbon, etc. on the surface while the metal texture on the surface remains unmolten.
- Oxide film on the surface of the metal can successfully be removed whether said laser beam irradiation takes place in any of the atmosphere such as air or He gas, or in vacuum.
- Then, the electronic device or component and circuit substrate to be connected by solder are aligned or registered by a pre-setting liquid, and thereafter they are soldered together by hot-melting the solder from which has been removed oxide film in a low-oxygen content atmosphere. Thus, good soldering can be achieved without oxidizing soldered surfaces.
- FIG. 1 is a sectional view for illustrating a metal surface treatment procedure according to Example 1 of this invention.
- FIG. 2 is a sectional view for illustrating a variation or modification of Example 1 wherein the surfaces of solder bumps on a semiconductor integrated circuit (LSI) or the like are irradiated with laser beam via a lens or mirror, instead of the solder layer of FIG. 1.
- FIG. 3 is a scanning electron micrograph of the surface of the solder layer before irradiation with laser beam according to the Example 1.
- FIG. 4 is an enlarged photograph of FIG. 3.
- FIG. 5 is a scanning electron micrograph of the surface of the solder layer after irradiated with laser beam according to the Example 1.
- FIG. 6 is an enlarged photograph of FIG. 5.
- FIG. 7 is a graph plotting the relation between the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation energy density per pulse (J/cm2) as abscissa in Example 1.
- FIG. 8 is a graph plotting the oxide film level (%) on the Sn-Pb surface as ordinate and the irradiation cycle number (number of irradiations) at a fixed energy density of 1.5 (J/cm2) as abscissa in Example 1.
- FIG. 9 is a sectional view showing an example of an electronic circuit soldered according to Example 1.
- FIG. 10 is a sectional view showing another example of an electronic circuit soldered according to Example 1.
- FIG. 11 is a sectional view for illustrating a metal surface treatment procedure according to Example 2 of this invention.
- FIG. 12 is a graph plotting the relation between the thickness of the oxide film (nm) formed on the nickel layer as ordinate and the laser beam irradiation energy density (J/cm2) as abscissa when the laser beam irradiation cycle number for the same zone of the nickel layer is fixed in Example 2.
- FIG. 13 is a graph plotting the relation between the thickness of the oxide film (nm) formed on the surface of the nickel layer as ordinate and the laser beam irradiation cycle number for the same zone of the nickel layer as abscissa when the laser beam irradiation energy density is fixed in Example 2.
- FIG. 14 is a sectional view for illustrating a process for making an electronic device according to Example 3 of this invention.
- FIG. 15 is a configurative sectional view of an electronic device to which the anti-reoxidizing means has actually been applied in Example 3.
- FIG. 16 is a sectional view showing an example wherein an electronic device and a nickel (Ni) layer or nickel alloy layer on a ceramic substrate are directly electrically connected by solder without using an input/output (I/O) pin of FIG. 15.
- FIG. 17A is a plan view for illustrating a process for making an electronic circuit according to Example 4 of this invention.
- FIG. 17B is a sectional view taken along a line XVIIB-XVIIB of FIG. 17A.
- FIG. 18 is a sectional view showing the configuration of a circuit substrate on which has been pre-set an electronic device to be soldered by a manufacturing apparatus according to an embodiment of this invention.
- FIG. 19 is a perspective view showing the configuration of an apparatus for manufacturing electronic circuits according to an embodiment of this invention.
- FIG. 20 is a sectional view showing an inside of a treating vessel.
- FIG. 21 lists examples of the liquid used for pre-setting an electronic device.
- The preferred embodiments of this invention will bow be described in detail by way of example with reference to the accompanying drawings.
- FIG. 1 is a sectional view for illustrating a metal surface treatment procedure or process or method according to Example 1 of this invention, which shows a
ceramic substrate 1, ametallized layer 2, a solder layer 3 a, oxide film orlayer 4,laser beam 5, alens 6, and a mirror 7. - According to the metal surface treatment procedure of the
embodiment 1, theoxide 4 grown (or residues of organic matters, carbon, etc.) on the surface of the solder layer 3 a on the surface of the metallizedlayer 2 formed on the top of theceramic substrate 1 is removed as shown in FIG. 1. - The metallized
layer 2 is made of, for example, a titanium (Ti), nickel (Ni), or nickel alloy film. - In order to remove the oxide4 (or residues of organic matters, carbon, etc.) on the surface of the solder layer 3 a, the surface of the solder layer 3 a is irradiated with the
laser beam 5 via thelens 6 and the mirror 7. Theoxide 4 is thus removed. - FIG. 2 shows a variation or modification of Example 1, wherein the surfaces of
solder bumps 3 b on a semiconductor integrated circuit (LSI) or the like are irradiated withlaser beam 5 via alens 6 and a mirror 7, instead of the solder layer 3 a of FIG. 1. - The
laser beam 5 used in Example 1 has a lower energy than the energy required to change the metallic texture or structure of the solder layer 3 a orsolder bumps 3 b. More specifically, it has an energy which is higher than the bonding energy between Sn (tin) atom and O (oxygen) atom on the surface of the solder layer 3 a orsolder bumps 3 b but lower than the bonding energy between Sn-Pb atoms. - When the solder layer3 a or
solder bumps 3 b is irradiated withsuch laser beam 5, only the bonds of Sn-Pb atoms with O atoms on the surface are broken or released by the energy of thelaser beam 5 while the solder on the surface remains unmolten. Theoxide film 4 on the surface of the solder layer 3 a orsolder bumps 3 b is thus removed. Organic matters, carbon, etc. on the metal surface are also removed simultaneously. - Since the main purpose of the irradiation with the
laser beam 5 herein is to break or release the bonds of Sn-Pb atoms with O atoms on the surface, thelaser beam 5 is preferably pulsed laser beam with a pulse width of 1 μs or less, for example. - Assuming that the bonds between Sn-Pb atoms and O atoms on the surface are broken by pulsed laser beam with a pulse width of 1 μs or less, the
laser beam 5 is preferably excimer laser beam with short wavelength (high photon energy), for example. - The
oxide film 4 on the surface of the solder layer 3 a orsolder bumps 3 b could be conveniently removed whether the irradiation with thelaser beam 5 took place in any of the gaseous atmosphere such as air or He gas or in vacuum. - FIG. 3 is a photograph of the surface state or condition of the solder layer3 a observed by a scanning electron microscope before irradiation with laser beam, and FIG. 4 is an enlarged photograph of FIG. 3.
- These photographs show black residues of organic matters or carbon, etc. on the surface of the solder layer3 a.
- FIG. 5 is a photograph of the surface state or condition of the solder layer3 a similarly observed by a scanning electron microscope after irradiation with laser beam, and FIG. 6 is an enlarged photograph of FIG. 5.
- These photographs show that residues of organic matters, carbon, etc. have been substantially wholly removed.
- FIG. 7 is a graph plotting the relation between the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation energy density per pulse (J/cm2) (laser beam irradiation energy per unit area) as abscissae.
- FIG. 7 shows that the residual oxide film level is lower than the untreated oxide film level when the laser beam irradiation energy density ranges from 0.5 J/cm2 to 4.0 J/cm2, and especially reaches the minimum when the laser beam irradiation energy density is 1.5 J/cm2.
- The oxide film level herein is the oxygen content measured by energy diffusion X-ray spectroscopy (EDX).
- FIG. 8 is a graph plotting the oxide film level or proportion (%) on the Sn-Pb surface as ordinate and the laser beam irradiation cycle number (i.e. number of times of irradiation) as abscissa when the laser beam irradiation energy density is fixed at 1.5 (J/cm2).
- FIG. 8 shows that the residual oxide film level is low when the irradiation cycle number ranges from 6 to 10, and especially reaches the minimum when the irradiation cycle number is 8.
- These results prove that the oxide film level on the Sn-Pb surface reaches the minimum and the wettability of the solder layer3 a or
solder bumps 3 b is improved in a case where 8 cycles of laser beam irradiation are applied at an energy density of 1.5 J/cm2. - FIG. 9 shows a cross section of a main part of an electronic circuit made by flux-free soldering an integrated circuit (LSI)8 onto a
metallized layer 2 formed on the top of aceramic substrate 1 after removing oxide film on the surface ofsolder bumps 3 b according to the metal surface treatment procedure of Example 1, and FIG. 10 shows a cross section of a main part of an electronic circuit similarly made by fluxfree soldering after removing oxide film on the surface ofsolder bumps 3 b under a sealing cap 9. - FIG. 11 is a sectional view for illustrating a metal surface treatment procedure or process or method according to Example 2 of this invention.
- According to the metal surface treatment procedure of Example 2, an oxide4 (or residues of organic matters, carbon, etc.) on the surface of a nickel (Ni) layer (or nickel alloy layer) 2 a formed on the top of a
ceramic substrate 1 is removed as shown in FIG. 11. - The nickel (Ni) layer (or nickel alloy layer)2 a is normally liable to be oxidized so that the
oxide film 4 is readily formed on the surface of the nickel (Ni) layer ornickel alloy layer 2 a. - In order to remove the
oxide 4 on the surface of thenickel layer 2 a, the surface of thenickel layer 2 a is irradiated withlaser beam 5 via thelens 6 and the mirror 7, in the same way as the above Example 1. - FIG. 12 is a graph plotting, by way of example, the relation between the thickness (nm) of the
oxide film 4 formed on thenickel 2 a as ordinate and the laser beam irradiation energy density (J/cm2) (laser beam irradiation energy per unit area) as abscissa when the cycle number of irradiation with thelaser beam 5 for the same zone of thenickel layer 2 a is fixed at 10. - FIG. 12 shows that a larger amount of oxide film can be removed as the irradiation energy density of the
laser beam 5 increases, and that theoxide film 4 can be similarly removed even when the initial thickness of the oxide film is changed. - FIG. 13 is a graph plotting, by way of example, the relation between the thickness of the oxide film4 (nm) formed on the surface of the
nickel layer 2 a as ordinate and the laser beam irradiation cycle number for the same zone or area of thenickel layer 2 a as abscissa when the irradiation energy density of thelaser beam 5 is fixed at 0.75 (J/cm2). - FIG. 13 shows that the thickness of the oxide film decreases as the irradiation cycle number increases.
- FIG. 14 is a sectional view for illustrating a process for making an electronic device such as semiconductor integrated circuit (LSI) according to Example 3 of this invention.
- In Example 3, an oxide (or residues of organic matters, carbon, etc.) on the surface of a nickel (Ni) layer (or nickel alloy layer)2 a formed on the top of a
ceramic substrate 1 is removed by the metal surface treatment procedure of the above Example 1 or 2, and then aplating layer 10 is applied, as shown in FIG. 14. - The plating may be any of electroplating, electroless plating or replacement plating, but the plating material herein is generally gold (Au) to prevent reoxidation.
- The oxide film on the nickel (Ni) layer or
nickel alloy layer 2 a of metallized layer can thus be removed while preventing the layer from reoxidation. - FIG. 15 shows a configurative sectional view of an electronic device to which the anti-reoxidizing means of Example 3 has actually been applied.
- In the process of Example 3, a nickel (Ni) layer (or nickel alloy layer)2 a of metallized layer is formed on a
ceramic substrate 1 and an organic insulatinglayer 15 is applied thereon. This organic insulatinglayer 15 is perforated to expose said nickel (Ni)layer 2 a and an oxide film on the surface of thus exposed nickel (Ni)layer 2 a is removed by the surface treatment procedure of the above Example 1 or 2, and thereafter ananti-reoxidizing plating layer 10 is applied. Then, an input/output (I/O)pin 12 is bonded bysolder 11. - As a result of applying the
anti-reoxiding plating layer 10 after removing the oxide on the surface of thenickel alloy layer 2 a, a good electric connection can be achieved between the input/output (I/O)pin 12 of a semiconductor integrated circuit (LSI) or the like and theceramic substrate 1. - The input/output (I/O)
pin 12 and the nickel (Ni)layer 2 a on theceramic substrate 1 can be electrically connected in good conditions by thesolder 11 without applying the anti-reoxidizing plating layer (Au plating) 10 within about one week after theoxide film 4 has been removed bylaser beam 5. - FIG. 16 shows a case where an electronic device and a nickel (Ni)
layer 2 a on aceramic substrate 1 are directly electrically connected bysolder 11 without using an inlet/outlet (I/O)pin 12 shown in FIG. 15. - Conventionally, such a connection always required fluxes, but the process of Example 3 eliminates the necessity of fluxes.
- FIGS. 17A and 17B illustrate a process for making an electronic device such as semiconductor integrated circuit according to Example 4 of this invention, wherein FIG. 17A is a plan view and FIG. 17B is a sectional view taken along the line XVIIB - XVIIB of FIG. 17A.
- In the process of Example 4, a metal film13 (for example, chromium (Cr), titanium (Ti)) with good adhesive properties to an organic insulating or
dielectric layer 15 is formed on the organic insulatinglayer 15 and a nickel (Ni) layer (or nickel alloy layer) 2 a is applied thereon, as shown in FIGS. 17A and 17B. Oxide (or resudues of organic matters, carbon, etc.) on the surface of this nickel (Ni) layer (or nickel alloy layer) 2 a is removed by the surface treatment procedure of the above Example 1 or 2, and thereafter a gold (Au) ribbon or gold (Au)wire 14 is bonded by ultrasonic heat pressure technique. - Such bonding has been usually difficult on the nickel (Ni) layer or
nickel alloy layer 2 a due to the presence of oxide film on the surface, but good bonding can be achieved as a result of removing the oxide by the procedure of the above Example 1 or 2. - Although the foregoing Examples include the metal surface treatment of the solder layer3 a or nickel (Ni)
layer 2 a, this invention is not limited to these Examples but may be applied to various metals from which oxide film or organic matters should be removed. - It is needless to say that the laser beam energy may be suitably controlled depending on the nature or property of the metal material.
- Although pulsed laser beam was mentioned above as an example, similar effects can be achieved by continuous irradiation with laser beam having a longer wavelength such as CO lasers provided that appropriate controlling means is added to prevent the metal texture itself from melting.
- The laser irradiation may cause the metal texture on the surface to melt, but it is permissible so far as it lasts briefly.
- FIG. 18 is a sectional view showing a configuration or structure of a circuit substrate on which has been ore-set an electronic device to be soldered by a manufacturing apparatus according to an embodiment of this invention, FIG. 19 is a perspective view showing a configuration or structure of an apparatus for manufacturing electronic circuits according to an embodiment of this invention, FIG. 20 is a sectional view showing an inside or inner structure of a treating vessel, and FIG. 21 lists examples of the liquid used for pre-setting an electronic device.
- FIGS.18 to 20 show an
electronic device 21, a liquid 22 for pre-setting theelectronic device 21, lands forelectric connection 23, acircuit substrate 24,solder 25, a treatingvessel 26, apressure controlling section 27, an oxygencontent monitoring section 28, atemperature controlling section 29, an electronic circuitsubstrate transferring section 30, a controllingsection 31, an electronic circuit substrate to be treated 32, acarbon heater 33, a coolingplate 34, agas introducing system 35, and a vacuum exhaust or evacuation system 36. - As shown in FIG. 18, the electronic circuit substrate structure to be treated32 formed of an electronic device and a circuit substrate which are to be soldered together according to the embodiment of this invention comprises the
electronic device 21 such as LSI provided with solder bump terminals ofsolder 25 and pre-set on thecircuit substrate 24 made from ceramic, glass or epoxy, etc. by the liquid 22 for pre-setting theelectronic device 21 thereon. Theelectronic device 21 and thecircuit substrate 24 are aligned or registered so that each of thelands 23 on thecircuit substrate 20 to be soldered and thecorresponding solder 25 on theelectronic device 21 may be matched each other. - As shown in FIG. 19, an apparatus for manufacturing electronic circuits wherein the electronic circuit substrate to be treated32 formed of the
electronic device 21 pre-set on thecircuit substrate 24 is treated tobond solder 25 on theelectronic device 21 with thelands 23 on thecircuit substrate 24 according to the embodiment of this invention as described above comprises the treatingvessel 26 for carrying out soldering by heating, cooling or otherwise treating the electronic circuit substrate to be treated 32 as shown in FIG. 18, thepressure controlling section 27 for controlling the evaporation rate of the liquid 22, the oxygencontent monitoring section 28 for monitoring the oxygen content in a low-oxygen content or concentration atmosphere formed in the treatingvessel 26, thetemperature controlling section 29 for thecarbon heater 33 heating the electronic circuit substrate to be treated 32, the electronic circuitsubstrate transferring section 30 for automating a series of transfer operations and the controllingsection 31 for automatically controlling the whole apparatus. - As shown in FIG. 20, the treating
vessel 26 contains therein thecarbon heater 33 for heating an electronic circuit substrate to be treated 32, and the water-cooledmetallic cooling plate 34 for cooling theheated carbon heater 33 and electronic circuit substrate to be treated 32. The electronic circuit substrate to be treated 32 is disposed and treated on thecarbon heater 33. - The
gas introducing system 35 and the vacuum exhaust or evacuation system 36 are connected to thetreatment vessel 26 to control the treatment atmosphere inside the treatingvessel 26. - The treating
vessel 26,gas introducing system 35, vacuum exhaust system 36 and heating means such as thecarbon heater 33 constitute a reflow heating system. - Now, a soldering process using an apparatus for manufacturing electronic circuits according to the embodiment of this invention is described below.
- At first, a precontrolled amount of the liquid22 is fed onto the
circuit substrate 24 by a dispenser (not shown). This feed amount is controlled to be capable of covering thesolders 25 and thelands 23 but not to move up theelectronic device 21 even by the surface tension of the liquid 22 or other action. Then, theelectronic device 21 such as LSI is mounted on thecircuit substrate 24 so that thesolder 25 provided beforehand on thecircuit substrate 24 may be aligned or registered with the corresponding orrespective lands 23 on theelectronic device 21 coated with the liquid 22. - The
circuit substrate 24 carrying theelectronic device 21 forms an electronic circuit substrate to be treated 32 as shown in FIG. 18, which is then placed in the electronic circuitsubstrate transferring section 30 of the manufacturing apparatus of FIG. 19. The electronic circuit substrate to be treated 32 placed in the electronic circuitsubstrate transferring section 30 is transferred by a sort of robot, such as program-controlled manipulator or transfer mechanism, onto thecarbon heater 33 in the treatingvessel 26, as shown in FIG. 20. - Then, the gas in the treating
vessel 26 is exhausted or evacuated by a vacuum exhaust system 36 formed of a rotary pump or the like and a non-oxidizing gas such as He, nitrogen (N) or a reducing gas such as mixture of hydrogen (H) and nitrogen (N) is introduced via a flow- and pressure-controllablegas introducing system 35 to once restore the inside of the treatingvessel 26 to atmospheric pressure. If the oxygen content (concentration) within the treatingvessel 26 as measured by the oxygencontent monitoring section 28 is not lowered to a predetermined level (preferably 1 ppm or less), the above vacuum exhaustion and gas introducing steps are repeated until the predetermined low-oxygen content atmosphere is formed. The low-oxygen content atmosphere has an effect of inhibiting the oxidation of thecircuit substrate 24, lands of theelectronic device 21 andsolder 25 on the electronic circuit substrate to be treated 32 during heating. - After the low-oxygen content atmosphere has been formed in the treating
vessel 26, the electronic circuit substrate to be treated 32 is heated by direct thermal conduction from thecarbon heater 33 while the occurrence or abnormalities is constantly monitored during heating. This heating is controlled at a temperature higher than the melting point of thesolder 25 by thetemperature controlling section 29. When the melting point of thesolder 25 is 221° C., for example, the temperature of thecarbon heater 33 is set at 250° C. - When the heating starts, the liquid22 used for pre-setting the
electronic device 21 on thecircuit substrate 24 begins to evaporate. If it is desired to promote or suppress this evaporation, the pressure of the gas introduced to form a low-oxygen content atmosphere as described above may have been set lower or higher than atmospheric pressure. After thesolder 25 melts and soldering is completed, cooling water is supplied to the water-cooledmetallic cooling plate 34 to cool theheated carbon heater 33 and electronic circuit substrate to be treated 32, and then the electronic circuit substrate to be treated 32 is taken out by thesubstrate transferring section 30. - Now, a process for soldering the
electronic device 21 to thecircuit substrate 24 is specifically explained, which enables to omit the cleaning step after soldering by allowing the liquid 22 on the electronic circuit substrate to be treated 32 to completely evaporate by using the manufacturing apparatus according to the embodiment of this invention. - In one embodiment of this invention, a solder having a melting point of 220° C. is used and the temperature of the
carbon heater 33 is set at 250° C. - As the liquid for pre-setting the
electronic device 21 on thecircuit substrate 24, a rosin-free alcoholic liquid as shown in FIG. 21 may be used, for example. - The liquid A shown in FIG. 21 is ethylene glycol having a boiling point of 197° C. which is relatively lower than the melting point 221° C. of the
solder 25 used. Such a liquid begins to evaporate as the temperature of the electronic circuit substrate to be treated 32 rises after thecarbon heater 33 starts to heat it. In this embodiment which uses the solder having a melting point of 221° C. and thecarbon heater 33 rising up to 250° C., the liquid will have completely evaporated before soldering is completed. Once the liquid has completely evaporated and thesolder 25 has been completely molten to complete soldering, cooling water is supplied to thecooling plate 34 to cool theheated carbon heater 33 and electronic circuit substrate to be treated 32 and then the electronic circuit substrate to be treated 32 is removed or taken out by thesubstrate transferring section 30. - If the
electronic device 21 has been ore-set on thecircuit substrate 24 by the liquid having the boiling point relatively lower than the melting point of thesolder 25 used as described above, the soldering can be carried out without leaving any trace of the liquid used for ore-setting and therefore the cleaning step after soldering can be omitted according to this embodiment. - On the contrary, the liquid B shown in FIG. 21 is triethylene glycol having a boiling point of 287° C., which is relatively higher than the melting point 221° C. of the
solder 25 used. Such liquid slowly evaporates even if the temperature of the electronic circuit substrate to be treated 32 rises after thecarbon heater 33 starts to heat it, and the liquid will not completely evaporate and will be left after soldering is completed. - In order to solve this problem, the treating
vessel 26 is evacuated to lower its inner pressure after soldering is completed. This allows the liquid to have completely evaporated before the electronic circuit substrate to be treated 32 is cooled by the coolingplate 34, and enables to omit the cleaning step after soldering similarly to the case which uses the liquid A. - The evaporation rate of the liquid A or B is regulated by controlling the pressure in the treating
vessel 26 so that the liquid which has pre-set the electronic device may be left until the solder melts during soldering but the liquid may have completely evaporated when soldering is completed by the molten solder. Since the liquid is left until the solder melts, solder joints can be protected against oxidation and more reliable soldering can be carried out even in an atmosphere containing some level of oxygen. - As apparent from the foregoing description, this invention allows oxide film on the surface of metal to be removed without using flux by irradiating the surface of the metal such as solder with laser beam having a lower energy than the energy changing the texture of the surface of the metal.
- This invention also prevents the oxidation of circuit substrates, lands or contact pads of electronic devices and solder during heating and ensures more reliable soldering by pre-setting an electronic device and a circuit substrate by a specific liquid and hot-melting solder in a low-oxygen content atmosphere.
- Finally, this invention enables to omit the cleaning process using flux such as chlorofluorocarbons, thus enables to prevent harmful influences on the global environment as well as to reduce production equipments and production steps.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/882,019 US6410881B2 (en) | 1995-05-19 | 2001-06-18 | Process for manufacturing electronic circuits |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP07121118A JP3120695B2 (en) | 1995-05-19 | 1995-05-19 | Electronic circuit manufacturing method |
JP07-121118 | 1995-05-19 | ||
JP7-121118 | 1995-05-19 | ||
US08/647,672 US5940728A (en) | 1995-05-19 | 1996-05-15 | Process for manufacturing electronic circuits |
US09/322,998 US6133135A (en) | 1995-05-19 | 1999-06-01 | Process for manufacturing electronic circuits |
US09/538,515 US6161748A (en) | 1995-05-19 | 2000-03-30 | Process for manufacturing electronic circuits |
US09/704,784 US6269998B1 (en) | 1995-05-19 | 2000-11-03 | Process for manufacturing electronic circuits |
US09/882,019 US6410881B2 (en) | 1995-05-19 | 2001-06-18 | Process for manufacturing electronic circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/704,784 Division US6269998B1 (en) | 1995-05-19 | 2000-11-03 | Process for manufacturing electronic circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010039725A1 true US20010039725A1 (en) | 2001-11-15 |
US6410881B2 US6410881B2 (en) | 2002-06-25 |
Family
ID=14803337
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/647,672 Expired - Lifetime US5940728A (en) | 1995-05-19 | 1996-05-15 | Process for manufacturing electronic circuits |
US09/322,998 Expired - Fee Related US6133135A (en) | 1995-05-19 | 1999-06-01 | Process for manufacturing electronic circuits |
US09/538,515 Expired - Fee Related US6161748A (en) | 1995-05-19 | 2000-03-30 | Process for manufacturing electronic circuits |
US09/704,784 Expired - Fee Related US6269998B1 (en) | 1995-05-19 | 2000-11-03 | Process for manufacturing electronic circuits |
US09/882,019 Expired - Fee Related US6410881B2 (en) | 1995-05-19 | 2001-06-18 | Process for manufacturing electronic circuits |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/647,672 Expired - Lifetime US5940728A (en) | 1995-05-19 | 1996-05-15 | Process for manufacturing electronic circuits |
US09/322,998 Expired - Fee Related US6133135A (en) | 1995-05-19 | 1999-06-01 | Process for manufacturing electronic circuits |
US09/538,515 Expired - Fee Related US6161748A (en) | 1995-05-19 | 2000-03-30 | Process for manufacturing electronic circuits |
US09/704,784 Expired - Fee Related US6269998B1 (en) | 1995-05-19 | 2000-11-03 | Process for manufacturing electronic circuits |
Country Status (5)
Country | Link |
---|---|
US (5) | US5940728A (en) |
JP (1) | JP3120695B2 (en) |
KR (1) | KR960044001A (en) |
CN (1) | CN1146308C (en) |
TW (1) | TW323429B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100108745A1 (en) * | 2007-03-06 | 2010-05-06 | Mtu Aero Engines Gmbh | Method for the soldering repair of a component in a vacuum and an adjusted partial oxygen pressure |
WO2012050964A1 (en) * | 2010-09-29 | 2012-04-19 | The Trustees Of Columbia University In The City Of New York | Systems and methods using a glassy carbon heater |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6471115B1 (en) | 1990-02-19 | 2002-10-29 | Hitachi, Ltd. | Process for manufacturing electronic circuit devices |
US6227436B1 (en) * | 1990-02-19 | 2001-05-08 | Hitachi, Ltd. | Method of fabricating an electronic circuit device and apparatus for performing the method |
JP3209875B2 (en) * | 1995-03-23 | 2001-09-17 | 株式会社日立製作所 | Substrate manufacturing method and substrate |
JP3120695B2 (en) * | 1995-05-19 | 2000-12-25 | 株式会社日立製作所 | Electronic circuit manufacturing method |
JP3420917B2 (en) * | 1997-09-08 | 2003-06-30 | 富士通株式会社 | Semiconductor device |
US20020120409A1 (en) * | 2000-05-19 | 2002-08-29 | Affymetrix, Inc. | Methods for gene expression analysis |
JP3922870B2 (en) * | 2000-08-04 | 2007-05-30 | 東レエンジニアリング株式会社 | Implementation method |
US6381164B1 (en) * | 2000-08-24 | 2002-04-30 | High Connection Density, Inc. | Low profile, high density memory system |
US6843852B2 (en) * | 2002-01-16 | 2005-01-18 | Intel Corporation | Apparatus and method for electroless spray deposition |
JP2005026608A (en) * | 2003-07-02 | 2005-01-27 | Tokyo Electron Ltd | Junction method and junction apparatus |
JP5263923B2 (en) * | 2007-11-29 | 2013-08-14 | 国立大学法人 新潟大学 | Diffusion bonding method and apparatus |
JP2009148810A (en) * | 2007-12-21 | 2009-07-09 | Hitachi Global Storage Technologies Netherlands Bv | Soldering method |
JP2011124398A (en) * | 2009-12-11 | 2011-06-23 | Hitachi Ltd | Junction structure and manufacturing method thereof |
US8342385B2 (en) * | 2011-04-18 | 2013-01-01 | International Business Machines Corporation | Process for mapping formic acid distribution |
US11250203B2 (en) * | 2013-08-12 | 2022-02-15 | Microsoft Technology Licensing, Llc | Browsing images via mined hyperlinked text snippets |
US9373603B2 (en) * | 2014-02-28 | 2016-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reflow process and tool |
DE102014114097B4 (en) | 2014-09-29 | 2017-06-01 | Danfoss Silicon Power Gmbh | Sintering tool and method for sintering an electronic assembly |
DE102014114093B4 (en) * | 2014-09-29 | 2017-03-23 | Danfoss Silicon Power Gmbh | Method for low-temperature pressure sintering |
DE102014114096A1 (en) | 2014-09-29 | 2016-03-31 | Danfoss Silicon Power Gmbh | Sintering tool for the lower punch of a sintering device |
FR3070550B1 (en) * | 2017-08-24 | 2020-07-03 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | METHOD FOR ASSEMBLING ELECTRICAL CONNECTORS |
CN114364157B (en) * | 2021-12-23 | 2023-11-10 | 广东德赛矽镨技术有限公司 | Patch with double-sided welding pad for PCB and packaging method |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54105774A (en) * | 1978-02-08 | 1979-08-20 | Hitachi Ltd | Method of forming pattern on thin film hybrid integrated circuit |
US4568277A (en) * | 1983-12-20 | 1986-02-04 | International Business Machines Corporation | Apparatus for heating objects to and maintaining them at a desired temperature |
US4632295A (en) * | 1985-08-12 | 1986-12-30 | International Business Machines Corporation | Reduction atmosphere workpiece joining |
JPS62256961A (en) * | 1986-04-30 | 1987-11-09 | Mitsubishi Electric Corp | Surface treatment for aluminum or aluminum alloy and device therefor |
JPS6397382A (en) * | 1986-10-13 | 1988-04-28 | Nkk Corp | Coating method for metal member |
US4890781A (en) * | 1988-08-04 | 1990-01-02 | Texas Instruments Incorporated | Automated flow solder machine |
US4948032A (en) * | 1988-11-21 | 1990-08-14 | Atmel Corporation | Fluxing agent |
US5090609A (en) * | 1989-04-28 | 1992-02-25 | Hitachi, Ltd. | Method of bonding metals, and method and apparatus for producing semiconductor integrated circuit device using said method of bonding metals |
US5188280A (en) * | 1989-04-28 | 1993-02-23 | Hitachi Ltd. | Method of bonding metals, and method and apparatus for producing semiconductor integrated circuit device using said method of bonding metals |
US4904498A (en) * | 1989-05-15 | 1990-02-27 | Amp Incorporated | Method for controlling an oxide layer metallic substrates by laser |
JPH0376286A (en) * | 1989-08-18 | 1991-04-02 | Sony Corp | Semiconductor laser device and assembly thereof |
JPH03125897A (en) * | 1989-10-12 | 1991-05-29 | R I Denshi Kogyo:Kk | Extremely low oxygen concentration atmospheric furnace |
US5232674A (en) * | 1989-12-20 | 1993-08-03 | Fujitsu Limited | Method of improving surface morphology of laser irradiated surface |
US5878943A (en) * | 1990-02-19 | 1999-03-09 | Hitachi, Ltd. | Method of fabricating an electronic circuit device and apparatus for performing the method |
US5341980A (en) * | 1990-02-19 | 1994-08-30 | Hitachi, Ltd. | Method of fabricating electronic circuit device and apparatus for performing the same method |
US6227436B1 (en) * | 1990-02-19 | 2001-05-08 | Hitachi, Ltd. | Method of fabricating an electronic circuit device and apparatus for performing the method |
US4995921A (en) * | 1990-05-11 | 1991-02-26 | Motorola, Inc. | Solder pastes using alcohol blends as rheological aids |
US5205032A (en) * | 1990-09-28 | 1993-04-27 | Kabushiki Kaisha Toshiba | Electronic parts mounting apparatus |
US5516031A (en) * | 1991-02-19 | 1996-05-14 | Hitachi, Ltd. | Soldering method and apparatus for use in connecting electronic circuit devices |
US5865365A (en) * | 1991-02-19 | 1999-02-02 | Hitachi, Ltd. | Method of fabricating an electronic circuit device |
US5176307A (en) * | 1991-02-22 | 1993-01-05 | Praxair Technology, Inc. | Wave soldering in a protective atmosphere enclosure over a solder pot |
US5297333A (en) * | 1991-09-24 | 1994-03-29 | Nec Corporation | Packaging method for flip-chip type semiconductor device |
FR2684910B1 (en) * | 1991-12-12 | 1995-07-28 | Air Liquide | METHOD FOR WELDING OR BRAZING OF HIGHLY OXIDIZABLE METAL PARTS. |
JPH0687067A (en) * | 1992-09-09 | 1994-03-29 | Fujikura Ltd | Soldering method |
JP3186262B2 (en) * | 1992-10-14 | 2001-07-11 | ソニー株式会社 | Method for manufacturing semiconductor device |
JP2854782B2 (en) * | 1993-05-12 | 1999-02-03 | 株式会社日立製作所 | Electronic component fixing method, circuit board manufacturing method, and circuit board |
JP3159578B2 (en) * | 1993-09-27 | 2001-04-23 | ソニー株式会社 | Non-cleaning soldering method and apparatus |
US5484979A (en) * | 1993-10-22 | 1996-01-16 | Ford Motor Company | Laser soldering process employing an energy absorptive coating |
JP3355251B2 (en) * | 1993-11-02 | 2002-12-09 | 株式会社日立製作所 | Electronic device manufacturing method |
US5451274A (en) * | 1994-01-31 | 1995-09-19 | Motorola, Inc. | Reflow of multi-layer metal bumps |
US5497258A (en) * | 1994-05-27 | 1996-03-05 | The Regents Of The University Of Colorado | Spatial light modulator including a VLSI chip and using solder for horizontal and vertical component positioning |
US5615827A (en) * | 1994-05-31 | 1997-04-01 | International Business Machines Corporation | Flux composition and corresponding soldering method |
DE19504351C2 (en) * | 1995-02-10 | 1996-12-05 | Fraunhofer Ges Forschung | Process for substrate fixing of electronic components |
JP3209875B2 (en) * | 1995-03-23 | 2001-09-17 | 株式会社日立製作所 | Substrate manufacturing method and substrate |
JP3120695B2 (en) * | 1995-05-19 | 2000-12-25 | 株式会社日立製作所 | Electronic circuit manufacturing method |
JPH0945597A (en) * | 1995-05-25 | 1997-02-14 | Kokusai Electric Co Ltd | Semiconductor manufacturing apparatus and method for controlling load lock chamber oxygen concentration and method for producing natural oxide film |
US6059894A (en) * | 1998-04-08 | 2000-05-09 | Hewlett-Packard Company | High temperature flip chip joining flux that obviates the cleaning process |
-
1995
- 1995-05-19 JP JP07121118A patent/JP3120695B2/en not_active Expired - Fee Related
-
1996
- 1996-05-14 TW TW085105680A patent/TW323429B/zh active
- 1996-05-15 US US08/647,672 patent/US5940728A/en not_active Expired - Lifetime
- 1996-05-17 CN CNB961002956A patent/CN1146308C/en not_active Expired - Fee Related
- 1996-05-18 KR KR1019960016807A patent/KR960044001A/en active Search and Examination
-
1999
- 1999-06-01 US US09/322,998 patent/US6133135A/en not_active Expired - Fee Related
-
2000
- 2000-03-30 US US09/538,515 patent/US6161748A/en not_active Expired - Fee Related
- 2000-11-03 US US09/704,784 patent/US6269998B1/en not_active Expired - Fee Related
-
2001
- 2001-06-18 US US09/882,019 patent/US6410881B2/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100108745A1 (en) * | 2007-03-06 | 2010-05-06 | Mtu Aero Engines Gmbh | Method for the soldering repair of a component in a vacuum and an adjusted partial oxygen pressure |
US7874473B2 (en) * | 2007-03-06 | 2011-01-25 | Mtu Aero Engines Gmbh | Method for the soldering repair of a component in a vacuum and an adjusted partial oxygen pressure |
WO2012050964A1 (en) * | 2010-09-29 | 2012-04-19 | The Trustees Of Columbia University In The City Of New York | Systems and methods using a glassy carbon heater |
Also Published As
Publication number | Publication date |
---|---|
CN1146308C (en) | 2004-04-14 |
JPH08316624A (en) | 1996-11-29 |
US5940728A (en) | 1999-08-17 |
US6161748A (en) | 2000-12-19 |
TW323429B (en) | 1997-12-21 |
JP3120695B2 (en) | 2000-12-25 |
CN1140389A (en) | 1997-01-15 |
US6133135A (en) | 2000-10-17 |
US6269998B1 (en) | 2001-08-07 |
KR960044001A (en) | 1996-12-23 |
US6410881B2 (en) | 2002-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5940728A (en) | Process for manufacturing electronic circuits | |
JP3355251B2 (en) | Electronic device manufacturing method | |
JP3397313B2 (en) | Semiconductor device manufacturing method and electronic component mounting method | |
AU634441B2 (en) | A fluxless soldering process | |
US6471115B1 (en) | Process for manufacturing electronic circuit devices | |
EP0875331B1 (en) | Method of bonding an electronic part to a substrate. | |
EP0221326B1 (en) | Fluxless soldering process using a silane atmosphere | |
KR930007144B1 (en) | Fluxless application of a metal comprising coating | |
JP3378852B2 (en) | Heat melting processing equipment | |
GB2383552A (en) | Use of a barrier layer on a Cu substrate when using a Sn-Bi alloy as solder | |
US6513701B2 (en) | Method of making electrically conductive contacts on substrates | |
US7648901B2 (en) | Manufacturing process and apparatus therefor utilizing reducing gas | |
JP2012028589A (en) | Heating and melting method and heating and melting system | |
JP3385925B2 (en) | Electronic circuit manufacturing method | |
US4989776A (en) | Method of brazing articles containing aluminum | |
KR940001030B1 (en) | Process for joining/coating using an atmosphere having controlled oxidation capability | |
KR20020051304A (en) | Method for manufacturing the electronic circuit | |
KR0183477B1 (en) | Process for making electronic device | |
JPH0955581A (en) | Flux soldering method | |
KR20040005238A (en) | Method for fabricating Au-Sn based solder layer and solder bump | |
KR20040053802A (en) | Electronic parts, manufacturing method and manufacturing device thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140625 |