Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010040482 A1
Publication typeApplication
Application numberUS 09/897,260
Publication dateNov 15, 2001
Filing dateJul 2, 2001
Priority dateDec 20, 1999
Also published asUS6313705, US6369656, US6369657, US6404287, US20010038313, US20010040483
Publication number09897260, 897260, US 2001/0040482 A1, US 2001/040482 A1, US 20010040482 A1, US 20010040482A1, US 2001040482 A1, US 2001040482A1, US-A1-20010040482, US-A1-2001040482, US2001/0040482A1, US2001/040482A1, US20010040482 A1, US20010040482A1, US2001040482 A1, US2001040482A1
InventorsDavid Dening, Jon Jorgenson
Original AssigneeDening David C., Jorgenson Jon D.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Bias network for high efficiency RF linear power amplifier
US 20010040482 A1
Abstract
A bias network uses resistive biasing, active biasing and current mirror biasing in combination to enhance RF power amplifier linearity and efficiency by forming a bias network that provides temperature compensation, minimizes current drain requirements for the Vbias source and reduces the level of RF linear amplifier quiescent current.
Images(13)
Previous page
Next page
Claims(98)
We claim:
1. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a collector, emitter and base;
a capacitor having one end coupled to the base of the bipolar junction transistor and having an opposite end configured to receive a radio frequency signal;
a second bipolar junction transistor having a base, a collector and an emitter, wherein the collector is coupled to a dc supply voltage;
a first resistor having one end coupled to the base of the second bipolar junction transistor and having an opposite end coupled to a bias voltage source; and
a second resistor having a first end coupled to the emitter and having a second end coupled to the base of the radio frequency bipolar junction transistor, the second resistor having a resistance value rendering the linear amplifier bias network capable of minimizing gain expansion associated with the radio-frequency bipolar junction transistor.
2. The linear amplifier bias network according to
claim 1
further comprising a third resistor having one end coupled to the bias voltage source and having an opposite end coupled to the second end of the second resistor, wherein the second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic.
3. The linear amplifier bias network according to
claim 2
further comprising:
a ground node;
a third bipolar junction transistor having a base, collector and emitter, wherein the emitter of the third bipolar junction transistor is coupled to the ground node;
a fourth resistor having one end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor; and
a fifth resistor having one end coupled to the collector of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor; wherein a combination of resistance values for the first, second, third, fourth and fifth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
4. The linear amplifier bias network according to
claim 3
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage to generate a desired supply reference voltage.
5. The linear amplifier bias network according to
claim 3
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
6. The linear amplifier bias network according to
claim 5
wherein the diode network comprises a plurality of diodes and a series resistor.
7. The linear amplifier bias network according to
claim 3
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
8. The linear amplifier bias network according to
claim 7
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
9. The linear amplifier bias network according to
claim 8
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the third bipolar junction transistor such that the emitter of the third bipolar junction transistor is coupled to the ground node solely through the inductor.
10. The linear amplifier bias network according to
claim 9
wherein the emitter of the third bipolar junction transistor is further coupled to the transistor network such that a portion of he transistor network is coupled to the ground node solely through the inductor.
11. The linear amplifier bias network according to
claim 9
wherein any single resistor selected from the group consisting of the first, second, third, fourth and fifth resistors is configured to have zero resistance.
12. The linear amplifier bias network according to
claim 2
further comprising:
a ground node; and
a third bipolar junction transistor having a base, collector and emitter, wherein the emitter of the third bipolar junction transistor is coupled to the ground node and wherein the base and collector of the third bipolar junction transistor are coupled to the second end of the second resistor.
13. The linear amplifier bias network according to
claim 12
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage to generate a desired supply reference voltage.
14. The linear amplifier bias network according to
claim 12
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
15. The linear amplifier bias network according to
claim 14
wherein the diode network comprises a plurality of diodes and a series resistor.
16. The linear amplifier bias network according to
claim 11
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
17. The linear amplifier bias network according to
claim 16
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
18. The linear amplifier bias network according to
claim 17
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the third bipolar junction transistor such that the emitter of the third bipolar junction transistor is coupled to the ground node solely through the inductor.
19. The linear amplifier bias network according to
claim 18
wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
20. The linear amplifier bias network according to
claim 18
wherein the emitter of the third bipolar junction transistor is further coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
21. The linear amplifier bias network according to
claim 20
wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
22. The linear amplifier bias network according to
claim 2
further comprising:
a ground node;
a third bipolar junction transistor having a base, collector and emitter, wherein the emitter of the third bipolar junction transistor is coupled to the ground node and wherein the collector of the third bipolar junction transistor is coupled to the second end of the second resistor; and
a fourth resistor having one end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor, wherein a combination of resistance values for the first, second, third and fourth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
23. The linear amplifier bias network according to
claim 22
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage to generate a desired supply reference voltage.
24. The linear amplifier bias network according to
claim 22
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
25. The linear amplifier bias network according to
claim 24
wherein the diode network comprises a plurality of diodes and a series resistor.
26. The linear amplifier bias network according to
claim 22
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
27. The linear amplifier bias network according to
claim 26
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
28. The linear amplifier bias network according to
claim 27
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the third bipolar junction transistor such that the emitter of the third bipolar junction transistor is coupled to the ground node solely through the inductor.
29. The linear amplifier bias network according to
claim 28
wherein any single resistor selected from the group consisting of the first, second, third and fourth resistors is configured to have zero resistance.
30. The linear amplifier bias network according to
claim 28
wherein the emitter of the third bipolar junction transistor is further coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
31. The linear amplifier bias network according to
claim 30
wherein any single resistor selected from the group consisting of the first, second, third and fourth resistors is configured to have zero resistance.
32. The linear amplifier bias network according to
claim 2
further comprising:
a ground node;
a third bipolar junction transistor having a base, collector and emitter, wherein the emitter of the third bipolar junction transistor is coupled to the ground node and wherein the base of the third bipolar junction transistor is coupled to the second end of the second resistor; and
a fourth resistor having one end coupled to the collector of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor, wherein a combination of resistance values for the first, second, third and fourth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
33. The linear amplifier bias network according to
claim 32
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage and configured to generate a desired supply reference voltage.
34. The linear amplifier bias network according to
claim 32
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
35. The linear amplifier bias network according to
claim 34
wherein the diode network comprises a plurality of diodes and a series resistor.
36. The linear amplifier bias network according to
claim 32
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
37. The linear amplifier bias network according to
claim 36
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
38. The linear amplifier bias network according to
claim 37
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the third bipolar junction transistor such that the emitter of the third bipolar junction transistor is coupled to the ground node solely through the inductor.
39. The linear amplifier bias network according to
claim 3
8 wherein any single resistor selected from the group consisting of the first, second, third and fourth resistors is configured to have zero resistance.
40. The linear amplifier bias network according to
claim 38
wherein the emitter of the third bipolar junction transistor is further coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
41. The linear amplifier bias network according to
claim 40
wherein any single resistor selected from the group consisting of the first, second, third and fourth resistors is configured to have zero resistance.
42. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having one end coupled to the base of the radio frequency bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
a second bipolar junction transistor having a base, collector and emitter, wherein the collector of the second bipolar junction transistor is coupled to a dc supply voltage;
a first resistor having one end coupled to the base of the second bipolar junction transistor and an opposite end coupled to a bias voltage source;
a second resistor having one end coupled to the emitter of the second bipolar junction transistor and having a second end configured to supply a bias current; and
a third resistor having one end coupled to the bias voltage source and an opposite end coupled to the second end of the second resistor, wherein a combination of resistance values for the first, second and third resistors render the linear amplifier bias network capable of minimizing gain expansion associated with the radio frequency bipolar junction transistor and further wherein a combination of resistance values for the first, second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current associated with the radio frequency bipolar junction transistor.
43. The linear amplifier bias network according to
claim 42
further comprising:
a ground node;
a third bipolar junction transistor having a base, collector and emitter, wherein the emitter of the third bipolar junction transistor is coupled to the ground node;
a fourth resistor having one end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor; and
a fifth resistor having one end coupled to the collector of the third bipolar junction transistor and having an opposite end coupled to the second end of the second resistor; wherein a combination of resistance values for the first, second, third, fourth and fifth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current associated with the radio frequency bipolar junction transistor.
44. The linear amplifier bias network according to
claim 43
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage and configured to generate a desired reference supply voltage.
45. The linear amplifier bias network according to
claim 43
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
46. The linear amplifier bias network according to
claim 45
wherein the diode network comprises a plurality of diodes and a series resistor.
47. The linear amplifier bias network according to
claim 43
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
48. The linear amplifier bias network according to
claim 47
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
49. The linear amplifier bias network according to
claim 48
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the third bipolar junction transistor such that the emitter of the third bipolar junction transistor is coupled to the ground node solely through the inductor.
50. The linear amplifier bias network according to
claim 49
wherein any single resistor selected from the group consisting of the first, second, third, fourth and fifth resistors is configured to have zero resistance.
51. The linear amplifier bias network according to
claim 49
wherein the emitter of the third bipolar junction transistor is further coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
52. The linear amplifier bias network according to
claim 51
wherein any single resistor selected from the group consisting of the first, second, third, fourth and fifth resistors is configured to have zero resistance.
53. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having one end coupled to the base of the bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
a ground node;
a second bipolar junction transistor having a base, collector and emitter, wherein the emitter of the second bipolar junction transistor is coupled to the ground node;
a first resistor having one end coupled to a bias voltage source and further having a second end coupled to the base of the radio frequency bipolar junction transistor;
a second resistor having one end coupled to the base of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; and
a third resistor having one end coupled to the collector of the second bipolar junction transistor and having an opposite end coupled to the second end of the first resistor; wherein a combination of resistance values for the first, second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
54. The linear amplifier bias network according to
claim 53
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the emitter of the second bipolar junction transistor such that the emitter of the second bipolar junction transistor is coupled to the ground node solely through the inductor.
55. The linear amplifier bias network according to
claim 54
further comprising:
a third bipolar junction transistor having a base, collector and emitter, wherein the collector of the third bipolar junction transistor is coupled to a dc supply voltage;
a fourth resistor having a first end coupled to the emitter of the third bipolar junction transistor and having a second end coupled to the second end of the first resistor; and
a fifth resistor having a first end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the bias voltage supply; wherein a combination of resistance values for the first, second, third, fourth and fifth resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
56. The linear amplifier bias network according to
claim 55
wherein any single resistor selected from the group consisting of the first, second, third, fourth and fifth resistors is configured to have zero resistance.
57. The linear amplifier bias network according to
claim 54
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage and configured to generate a desired reference supply voltage.
58. The linear amplifier bias network according to
claim 54
wherein the bias voltage source comprises:
a diode network having a first node and a second node; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network first node such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
59. The linear amplifier bias network according to
claim 58
wherein the diode network includes at least one series resistor.
60. The linear amplifier bias network according to
claim 59
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the diode network such that a portion of the diode network is coupled to the ground node solely through the inductor.
61. The linear amplifier bias network according to
claim 60
wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
62. The linear amplifier bias network according to
claim 54
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
63. The linear amplifier bias network according to
claim 62
wherein the transistor network includes a series resistor.
64. The linear amplifier bias network according to
claim 63
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
65. The linear amplifier bias network according to
claim 64
wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
66. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having one end coupled to the base of the radio frequency bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
a ground node;
a second bipolar junction transistor having a base, collector and emitter, wherein the base of the second bipolar junction transistor is coupled to the collector of the second bipolar junction transistor and further wherein the base of the second bipolar junction transistor is coupled to the base of the radio frequency bipolar junction transistor;
a first resistor having one end coupled to a bias voltage source and having a second end coupled to the collector of the second bipolar junction transistor; and
a first inductor having one end coupled to the emitter of the second bipolar junction transistor and having an opposite end coupled to the ground node;
wherein a combination of impedance values for the first resistor and the first inductor is capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current associated with the radio frequency bipolar junction transistor.
67. The linear amplifier bias network according to
claim 66
further comprising:
a third bipolar junction transistor having a base, collector and emitter, wherein the collector of the third bipolar junction transistor is coupled to a dc supply voltage;
a second resistor having one end coupled to the base of the third bipolar junction transistor and having an opposite end coupled to the bias voltage supply; and
a third resistor having one end coupled to the emitter of the third bipolar junction transistor and having an opposite end coupled to the collector of the second bipolar junction transistor, wherein a combination of impedance values for the inductor and resistance values for the first, second and third resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current associated with the radio frequency bipolar junction transistor.
68. The linear amplifier bias network according to
claim 67
wherein any single resistor selected from the group consisting of the first, second and third resistors is configured to have zero resistance.
69. The linear amplifier bias network according to
claim 66
wherein the bias voltage source comprises a resistor/diode network coupled to a supply voltage and configured to generate a desired reference supply voltage.
70. The linear amplifier bias network according to
claim 66
wherein the bias voltage source comprises:
a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
71. The linear amplifier bias network according to
claim 70
wherein the diode network includes a series resistor.
72. The linear amplifier bias network according to
claim 71
further comprising a second inductor having a first end coupled to the ground node and further having an opposite end coupled to the diode network such that a portion of the diode network is coupled to the ground node solely through the second inductor.
73. The linear amplifier bias network according to
claim 71
wherein the diode network is coupled to the first inductor such that a portion of the diode network is coupled to the ground node solely through the first inductor.
74. The linear amplifier bias network according to
claim 66
wherein the bias voltage source comprises:
a transistor network configured as a diode network; and
a resistor having a first end coupled to a supply voltage and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired supply reference voltage for the linear amplifier bias network.
75. The linear amplifier bias network according to
claim 74
wherein the transistor network comprises a plurality of bipolar junction transistors and a series resistor.
76. The linear amplifier bias network according to
claim 75
further comprising a second inductor having a first end coupled to the ground node and further having an opposite end coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the second inductor.
77. The linear amplifier bias network according to
claim 75
wherein the transistor network is coupled to the first inductor such that a portion of the transistor network is coupled to the ground node solely through the first inductor.
78. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having one end coupled to the base of the radio frequency bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
a buffered passive bias network having a first bipolar junction transistor and further having an emitter resistor associated with the first bipolar junction transistor; and
a current mirror bias network coupled to the buffered passive bias network, the current mirror bias network having a second bipolar junction transistor and further having a collector resistor and a base resistor associated with the second bipolar junction transistor; wherein a combination of resistance values for the emitter, base and collector resistors are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current and minimize gain expansion associated with the radio frequency bipolar junction transistor.
79. The linear amplifier bias network according to
claim 78
further comprising an inductor having a first end coupled to a ground node and further having an opposite end coupled to the emitter of the second bipolar junction transistor such that the emitter of the second bipolar junction transistor is coupled to the ground node solely through the inductor.
80. The linear amplifier bias network according to
claim 79
wherein any single resistor selected from the group consisting of the emitter resistor, the collector resistor and the base resistor is configured to have zero resistance.
81. The linear amplifier bias network according to
claim 78
further comprising:
a supply voltage node;
a ground node;
a diode network; and
a resistor having a first end coupled to the supply voltage node and having an opposite end coupled to the diode network such that a predetermined voltage drop is achieved across the diode network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
82. The linear amplifier bias network according to
claim 81
wherein the diode network includes a plurality of diodes and a series resistor.
83. The linear amplifier bias network according to
claim 82
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the diode network such that a portion of the diode network is coupled to the ground node solely through the inductor.
84. The linear amplifier bias network according to
claim 83
wherein any single resistor selected from the group consisting of the emitter resistor, the collector resistor and the base resistor is configured to have zero resistance.
85. The linear amplifier bias network according to
claim 78
further comprising:
a supply voltage node;
a ground node;
a transistor network configured as a diode network; and
a resistor having a first end coupled to the supply voltage node and having an opposite end coupled to the transistor network such that a predetermined voltage drop is achieved across the transistor network relative to the ground node to produce a desired bias voltage for the linear amplifier bias network.
86. The linear amplifier bias network according to
claim 85
wherein the transistor network includes a plurality of bipolar junction transistors and a series resistor.
87. The linear amplifier bias network according to
claim 86
further comprising an inductor having a first end coupled to the ground node and further having an opposite end coupled to the transistor network such that a portion of the transistor network is coupled to the ground node solely through the inductor.
88. The linear amplifier bias network according to
claim 87
wherein any single resistor selected from the group consisting of the emitter resistor, the collector resistor and the base resistor is configured to have zero resistance.
89. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having one end coupled to the base of the radio frequency bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
a buffered passive bias network having a first bipolar junction transistor and further having at least one emitter resistor associated with the first bipolar junction transistor; and
a current mirror bias network coupled to the buffered passive bias network, the current mirror bias network having a second bipolar junction transistor and further having at least one emitter inductor associated with the second bipolar junction transistor; wherein a combination of impedance values for the at least one emitter resistor and at least one emitter inductor are capable of adjusting a bias impedance associated with the bias network such that the bias network can achieve a desired temperature compensation characteristic and further such that the bias network can achieve a desired level of quiescent current associated with the radio frequency bipolar junction transistor.
90. A linear amplifier bias network comprising:
a radio frequency bipolar junction transistor having a base, collector and emitter;
a capacitor having a first end coupled to the base of the radio frequency bipolar junction transistor and having an opposite end configured to receive a radio frequency input signal;
an active bias network having a first bipolar junction transistor and a base resistor; and
means for establishing an impedance in the emitter leg of the first bipolar junction transistor to achieve a desired level of quiescent bias current associated with the radio frequency bipolar junction transistor, wherein the means for establishing the impedance is independent of the base resistor.
91. The linear amplifier bias network according to
claim 90
further comprising first means for establishing an impedance for the linear amplifier bias network to achieve a desired first temperature compensation characteristic wherein the first means for establishing an impedance for the linear amplifier bias network is independent of the means for establishing an impedance in the emitter leg of the first bipolar junction transistor and is further independent of the base resistor.
92. The linear amplifier bias network according to
claim 91
further comprising second means for establishing an impedance for the linear amplifier bias network to achieve a desired second temperature compensation characteristic wherein the second means for establishing an impedance for the linear amplifier bias network is independent of the first means and the means for establishing an impedance in the emitter leg of the first bipolar junction transistor and is further independent of the base resistor.
93. The linear amplifier bias network according to
claim 92
wherein the second means comprises a bipolar junction transistor having a base, a collector and an emitter, and further comprising an inductor having a first end coupled to the emitter of the bipolar junction transistor and having an opposite end coupled to a ground node.
94. A method of producing a desired temperature compensation characteristic associated with a linear amplifier bias network comprising the steps of:
providing a radio frequency bipolar junction transistor having a base, collector and emitter;
providing a capacitor having a first end coupled to the base of the radio frequency bipolar junction transistor and further having an opposite end configured to receive a radio frequency input signal;
providing an active bias network having a first bipolar junction transistor and a base resistor associated therewith;
providing an emitter resistor associated with the first bipolar junction transistor; and
adjusting the resistance of the emitter resistor to achieve a desired temperature compensation characteristic for the radio frequency bipolar junction transistor.
95. The method of
claim 94
further comprising the step of modifying the active bias network with a second resistor to produce a buffered passive bias network.
96. The method of
claim 95
further comprising the step of adjusting the resistance of the second resistor and the emitter resistor to achieve a desired impedance for the buffered passive bias network and further to achieve a desired level of quiescent bias current for the radio frequency bipolar junction transistor.
97. The method of
claim 96
further comprising the step of coupling a current mirror bias network to the buffered passive bias network.
98. The method of
claim 97
further comprising the step of adjusting the impedance of the current mirror bias network and the buffered passive bias network in combination to achieve a desired temperature compensation characteristic for the linear amplifier bias network and further to achieve a desired quiescent bias current for the radio frequency bipolar junction transistor.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates generally to radio frequency (RF) linear power amplifier bias networks and, more particularly, to a bias network for minimizing distortion products normally associated with bipolar transistor based RF power amplifiers.

[0003] 2. Description of the Prior Art

[0004] An important goal associated with design of bipolar transistor based linear amplifiers includes minimizing the introduction of distortion products. It is known that load impedance can be optimized for minimum distortion. Optimization of just the load impedance, however, is often undesirable since the output power and efficiency generally are reduced. It is also known that any bias network must supply the correct amount of bipolar transistor base current to prevent or minimize distortion. Two trends associated with bipolar transistor base current must be reconciled to produce a linear amplifier with minimum amplitude modulation (AM) distortion, e.g. AM-to-AM. For example, the bias current required by a bipolar transistor in class B operation increases as the square root of the power. Further, the base current, and thus the collector current increases exponentially with increasing base-emitter voltage. Any reduction in distortion products will allow a linear amplifier to be operated closer to saturation, thereby improving the efficiency.

[0005] When a linear amplifier bias point is chosen very close to a class B mode, efficiency can be improved. This condition, however, places a heavy demand on the associated bias network to supply a large range of bias currents as the linear amplifier power requirements vary. Two approaches have been used in the art to provide the requisite bias network. First, a resistive bias network has been used where the base current is supplied through a bias resistor. Second, an active bias network has been used where an emitter follower transistor is used to provide a low impedance bias supply. The resistive bias approach provides limited bias current control over power. For example, if the resistor is small, temperature variations will cause unacceptable fluctuations in the quiescent current unless the bias network supply voltage also changes with temperature. If the resistor is large, the linear amplifier will be have insufficient bias current at high drive levels or have a large quiescent bias current which is undesirable. The active bias network allows an RF device to draw varying amounts of bias current depending upon the RF drive while maintaining a low quiescent level. The foregoing bias networks, therefore, can affect the linearity of an RF amplifier.

[0006] As stated above, one measure of linearity is AM-to-AM distortion due to RF amplifier gain changes that occur as the RF amplifier power level changes. The gain of an amplifier with resistive biasing will decrease as the power increases since the bias resistor will not pass the increased base current. Amplifiers with active biasing, however, will exhibit gain expansion since the effective bias current will increase at a larger rate than that required as the power is increased. This condition occurs because the average impedance looking back into the emitter of the bias current supply transistor decreases as the current increases.

[0007] In view of the above, a temperature compensated amplifier quiescent current is desirable since it helps maintain linearity and efficiency over the desired operating range of the amplifier. One technique that has been used to produce temperature compensation at a specific bias voltage includes a combination of resistive biasing and active biasing referred to in the art as “buffered passive bias.” The buffered passive bias scheme reduces the current that must be supplied by the bias network voltage source. Another technique that has often been used to produce temperature compensation includes a current mirror bias network. The current mirror bias network provides bias current control over a wide temperature range, but requires higher levels of current from the bias network voltage source. In one case, thermal variations in the amplifier output transistor quiescent current, when using a current mirror bias network, track current changes through a collector bias resistor as the base-emitter voltage associated with the current mirror transistor and amplifier transistor change over temperature. If the bias network voltage is large compared to the base-emitter voltages, then the quiescent current will not change much over temperature.

[0008] The above techniques, familiar to those skilled in the art of linear amplifiers, affect the AM-to-AM linearity performance of the amplifier. As known in the art, amplifier performance limitations are affected by impedance variations seen looking back into the bias and RF matching networks. In one known embodiment, the amplifier output transistor collector current varies exponentially with its base-emitter voltage, as stated above. Therefore, a large RF impedance at the amplifier output transistor base is desirable for linearity since it will behave more like a constant current source. Use of a large RF impedance, however, is not desirable to achieve optimum energy transfer. One known technique that addresses the foregoing problems includes setting the value of an input RF coupling capacitor to the requisite value to achieve desired RF performance with the understanding that a higher impedance (smaller capacitor value) will achieve better linearity.

[0009] In class B operation, one requirement placed upon the associated bias network includes metering charge into an input RF coupling capacitor on the negative portion of the RF cycle at a rate that increases as the square root of the RF power. This charge is then pumped into the amplifier transistor base during the positive portion of the RF cycle. As stated above, a factor in controlling amplifier linearity is the impedance of the bias network. Other than the resistive bias technique, known biasing techniques discussed above generally have impedances that are too low. This characteristic generally tends to supply charge (current) to the input RF coupling capacitor discussed above at a higher rate than needed as the power increases and thus produces unwanted gain expansion. While the linearity performance of a resistive bias amplifier can be optimal, such techniques generally require excessive bias current from the bias network voltage source.

[0010] Thus, there remains a need for a new and improved bias network suitable for use with bipolar transistor power amplifiers and that effectively minimizes distortion products to achieve optimum linearity while substantially preserving efficiency.

SUMMARY OF THE INVENTION

[0011] The present invention is directed to a bias network configured to control AM-to-AM performance for a bipolar linear amplifier. One embodiment comprises a modified buffered passive bias network in combination with a modified current mirror bias network. The modified buffered passive bias network provides temperature compensation and minimizes current drain requirements associated with the bias network voltage source. The modified current mirror aids in the temperature compensation and in reducing the level of bipolar linear amplifier quiescent current. The impedance of the modified buffered passive bias network is adjusted through a conventional bias resistor in combination with an impedance adjusting resistor added to the emitter of the active bias transistor. The impedance of the modified current mirror bias network is adjusted substantially via a resistor added to the base of the current mirror bias transistor and also to a lesser extent via a resistor added to the collector of the current mirror bias transistor.

[0012] Another embodiment comprises a modified buffered passive bias network as described above in combination with a modified current mirror bias network in which an inductor is added to the emitter of the current mirror bias transistor.

[0013] Yet another embodiment comprises a modified buffered passive bias network as described above in combination with a modified current mirror bias network as also described above in which the bias network voltage source is provided via a voltage drop across a plurality of diodes.

[0014] Still another embodiment comprises a modified buffered passive bias network as described above in combination with a modified current mirror bias network as also described above in which the bias network voltage source is provided via a voltage drop across a plurality of diode connected transistors (base/collector connected) to provide a temperature variable reference voltage.

[0015] Another embodiment comprises a modified buffered passive bias network as described above in combination with a modified current mirror bias network as also described above in which the bias network voltage source is provided via a voltage drop across at least one diode connected transistor in combination with one or more resistors to provide a temperature variable reference voltage.

[0016] Another embodiment comprises a modified buffered passive bias network as described above in which the bias network voltage source is provided by a diode reference network as also described above.

[0017] Accordingly, one feature of the present invention includes provision of a current bias network configured to minimize introduction of distortion products associated with a bipolar linear amplifier.

[0018] Another feature of the present invention includes provision of a current bias network configured to allow a bipolar linear amplifier to be operated very close to saturation to improve amplifier efficiency.

[0019] Still another feature of the present invention includes provision of a bipolar linear amplifier current bias network configured to provide temperature compensation and minimize current drain requirements associated with the current bias network.

[0020] Yet another feature of the present invention includes provision of a bipolar linear amplifier current bias network configured to provide temperature compensation and reduce the level of quiescent current drain requirements associated with the bipolar linear amplifier.

[0021] Still another feature of the present invention includes provision of a current bias network that can be combined with a bipolar linear amplifier to produce a linear amplifier with minimum AM-to-AM distortion.

[0022] These and other features of the present invention will become apparent to those skilled in the art after a reading of the following description of the preferred embodiment when considered with the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023]FIG. 1 is a schematic diagram illustrating a resistive bias network known in the art

[0024]FIG. 2 is a schematic diagram illustrating an active bias network known in the art.

[0025]FIG. 3 is a schematic diagram illustrating a buffered passive bias network known in the art.

[0026]FIG. 4 is a schematic diagram illustrating a current mirror bias network known in the art.

[0027]FIG. 5 is a schematic diagram illustrating a modified active bias network according to one embodiment of the present invention.

[0028]FIG. 6 is a schematic diagram illustrating a modified buffered passive bias network according to one embodiment of the present invention.

[0029]FIG. 7 is a schematic diagram illustrating a modified current mirror bias network according to one embodiment of the present invention.

[0030]FIG. 8 is a schematic diagram illustrating another modified current mirror bias network according to one embodiment of the present invention.

[0031]FIG. 9 is a schematic diagram illustrating a current bias network according to one embodiment of the present invention.

[0032]FIG. 10 is a schematic diagram illustrating a current bias network according to another embodiment of the present invention.

[0033]FIG. 11 is a schematic diagram illustrating another bias network known in the art.

[0034]FIG. 12 is a schematic diagram illustrating another modified current bias network according to one embodiment of the present invention.

[0035]FIG. 13 is a schematic diagram illustrating a current bias network according to anther embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0036] In the following descriptions, like reference characters designate like or corresponding parts throughout the several views. Referring now to the drawings in general and FIG. 1 in particular, it will be understood that the illustrations are for the purpose of describing a preferred embodiment of the invention and are not intended to limit the invention thereto. As shown in FIG. 1, a schematic diagram illustrates a resistive bias circuit 100 known in the art. The base current to a transistor amplifier 102 is supplied through a bias resistor 104. This biasing approach provides limited bias current control over power. For example, if the bias resistor 104 is small, temperature variations can cause unacceptable fluctuations in the quiescent current associated with the transistor amplifier 102 unless the bias voltage Vbias 106 changes with temperature. If the bias resistor 104 is large, the transistor amplifier 102 will be bias starved at high drive levels or otherwise have an undesirably large quiescent bias current.

[0037]FIG. 2 is a schematic diagram illustrating an active bias circuit 200 known in the art. The active bias circuit 200 is an improvement over the resistive bias circuit 100 shown in FIG. 1 since the active bias circuit 200 allows the associated transistor amplifier 102 to draw varying amounts of bias current depending upon the radio frequency (RF) drive level while still maintaining a low quiescent current level. The resistive bias circuit 100 and the active bias circuit 200 both affect the transistor amplifier 102 linearity, e.g., AM-to-AM distortion, due to transistor gain changes with changes in power level. For example, amplifier gain with resistive bias will decrease as the power level increases since the resistor 104 will not pass the increased base current as stated above. Amplifiers having active biasing will exhibit gain expansion with increasing power levels. This is because the effective bias current will increase at a larger rate than required due to decreasing average impedance (variable impedance) associated with the bias current supply transistor 202 as the current increases.

[0038]FIG. 3 is a schematic diagram illustrating a buffered passive bias circuit 300 known in the art. As stated above, temperature compensation in the transistor amplifier 102 quiescent current is desirable since it helps maintain linearity and efficiency over the operating range of the amplifier 102. The buffered passive bias circuit 300 combines a resistive bias circuit 100 with an active bias circuit 200 to produce improved temperature compensation at a specific bias voltage. A feature of this active bias circuit 300 includes a reduction in current that must be supplied by the active bias circuit voltage source Vbias 302.

[0039]FIG. 4 is a schematic diagram illustrating a current mirror bias circuit 400 known in the art. The current mirror bias circuit 400 provides excellent bias current control over a wide temperature range at the expense of increased current requirements for the current mirror bias circuit voltage source Vbias 402. In operation, the current mirror bias transistor 404 quiescent current tracks the transistor amplifier 102 quiescent current because of the common base-emitter voltage. If the voltage drop across R1 is large compared to the thermal variation in the base-emitter voltage (VBE), the quiescent bias current will remain relatively unchanged over temperature.

[0040]FIG. 5 is a schematic diagram illustrating a modified active bias circuit 500 according to one embodiment of the present invention. As stated above, a factor in controlling the amplifier linearity is the impedance of the bias network. The bias circuits illustrated in FIGS. 2-4 have impedances that are too low for use in linear amplifier applications. For example, a low impedance will tend to supply charge (current) to capacitor C1 as the power increases, thereby producing gain expansion. The bias circuit illustrated in FIG. 1 could be optimum but for the excessive bias current required from the bias voltage source Vbias 106. The modified active bias circuit 500 includes a resistor R2 added to the emitter of the active bias circuit transistor 202 to reduce or minimize any gain expansion produced by the modified active bias circuit 500. Preferably, resistor R2 is selected to achieve maximum linearity and efficiency about a desired operating point for the transistor amplifier 102.

[0041]FIG. 6 is a schematic diagram illustrating a modified buffered passive bias circuit 600 according to one embodiment of the present invention. The modified passive bias circuit 600 allows adjustments to the bias impedance and a degree of temperature compensation via resistors R2 and R3. Preferably, resistors R2 and R3 are adjusted to maximize transistor amplifier 102 operating efficiency and linearity with minimal quiescent bias current demands upon the bias circuit voltage source 602.

[0042]FIG. 7 is a schematic diagram illustrating a modified current mirror bias circuit 700 according to one embodiment of the present invention. The modified current mirror bias circuit 700 allows adjustments to the bias impedance and a degree of temperature compensation via resistors R1, R2 and R3. For example, resistors R2 and R3 allow adjustments in the temperature compensation characteristics associated with the transistor amplifier 102 while resistors R1, R3 and to a lessor extent R2, all interact to affect the bias circuit impedance. Preferably, resistors R1, R2 and R3 are adjusted to maximize linearity and operating efficiency with minimal quiescent bias current demands upon the modified current mirror bias circuit voltage source 702.

[0043]FIG. 8 is a schematic diagram illustrating another modified current mirror bias circuit 800 according to one embodiment of the present invention. The impedance of the modified current mirror bias circuit 800 can be increased via addition of an inductor L1 to the emitter of the modified current mirror bias transistor 802. Chip area is important when using a monolithic power amplifier. Therefore, it is preferable to provide a connection for use with an external inductor when the modified current mirror bias circuit 800 is used in association with a monolithic power amplifier.

[0044]FIG. 9 is a schematic diagram illustrating a bias network 900 according to one preferred embodiment of the present invention. The bias network 900 has a modified buffered passive circuit 902 and a modified current mirror bias circuit 904. The modified buffered passive bias circuit 902 provides a predetermined amount of temperature compensation while attributing to minimization of current drain requirements associated with the bias circuit voltage source Vbias 906. The modified current mirror bias circuit 904 aids in the temperature compensation and in reducing the level of quiescent current associated with the transistor amplifier 102. The impedance of the bias network 900 is adjusted through resistors R2, R3, R4 and to a lessor extent resistor R5. The resistor R6 generally provides bias ballast for the transistor amplifier 102 and is typically too small to provide linearity improvements when used in association with the bias network 900. The bias network 900 allows greater flexibility than known bias circuits in providing a bias current source capable of achieving design constraints necessary to create a linear amplifier having superior AM-to-AM performance and temperature compensation.

[0045]FIG. 10 is a schematic diagram illustrating another bias network 1000 according to another embodiment of the present invention. The bias network 1000 is similar to the bias network 900 illustrated in FIG. 9, except the bias voltage source Vbias 1002 is combined with a pair of diode connected transistors 1004 to generate a desired bias voltage on the integrated circuit (IC) chip. This embodiment is not so limited however, and it shall be understood that a desired bias voltage can also be generated by replacing the pair of diode connected transistors 1004 with a single transistor, one or more diodes, or combinations thereof. One or more resistors can also be combined with the transistor(s) and/or diode(s) to more particularly refine the desired bias voltage characteristics.

[0046]FIG. 11 is a schematic diagram illustrating a buffered passive bias circuit 1100 that is known in the art. The bias circuit 1100 uses two diode connected transistors 1102 to provide a temperature variable reference voltage. Other implementations of the bias circuit 1100 known in the art employ a single transistor in combination with a resistor to provide a reference voltage. As stated above, a classic buffered passive bias circuit such as circuit 1100 tends to produce undesirable gain expansion under some circumstance when used to bias a linear amplifier. One embodiment of the present invention minimizes undesirable gain expansion by adding a properly sized resistor to the emitter of the active transistor associated with the buffered passive bias circuit such as illustrated in FIGS. 5 and 6. The newly added emitter resistor operates to improve linearity by strategically maximizing the bias circuit impedance at a desired operating point.

[0047]FIG. 12 is a schematic diagram illustrating a modified buffered passive bias circuit 1200 according to one embodiment of the present invention. The bias circuit 1200 is like the bias circuit 1100 shown in FIG. 11, except an additional impedance adjustment resistor 1202 is added to the emitter of the bias circuit transistor 1204 to improve linearity by minimizing gain expansion as stated above. Although the modified buffered passive bias circuit 1200 is an improvement over classic buffered passive bias schemes known in the art, a more preferred scheme uses any of the bias networks shown in FIGS. 9 and 10. As stated above, improvements in linearity and operating efficiency can be obtained when using a combination of resistive biasing, active biasing and current mirror biasing. This combination of bias schemes can therefore be used in combination with a linear amplifier to provide a linear amplifier with superior linearity and operating efficiency when contrasted with known bias schemes.

[0048]FIG. 13 is a schematic diagram illustrating a bias network 1300 according to another embodiment of the present invention. The bias network 1300 is similar to the bias network 1000 illustrated in FIG. 10, except the bias voltage source Vbias 1004 is formulated with a pair of diode connected transistors 1004 and a series resistor 1302 to generate a desired bias voltage on the integrated circuit (IC) chip. Those skilled in the art shall readily appreciate that a desired bias voltage can also be generated by replacing the pair of diode connected transistors 1004 with a single transistor, more than two transistors, one or more diodes, or combinations thereof. More than a single series resistor can also be combined with the transistor(s) and/or diode(s) to more particularly refine the desired bias voltage characteristics. The bias network 1300 is optionally coupled to ground via an inductor 1304 that functions to alter the AC impedance characteristics of the bias network 1300.

[0049] Certain modifications and improvements will occur to those skilled in the art upon a reading of the foregoing description. By way of example, just as the inventive embodiments disclosed herein describe specific combinations of bias networks, different combinations are possible with reduced, but yet superior performance over classic bias networks known in the art. The present invention is also useful in combination with many other types of circuits beyond merely linear amplifiers. Further, the present invention can be constructed using various combinations of the circuit elements, so long as the requisite resistor(s) and/or inductor(s) are present to tailor the impedance of the particular bias network. It should be understood that all such modifications and improvements have been deleted herein for the sake of conciseness and readability but are properly within the scope of the following claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8723603Sep 11, 2012May 13, 2014Analog Devices, Inc.Amplifier with voltage and current feedback error correction
WO2014042950A1 *Sep 5, 2013Mar 20, 2014Analog Devices, Inc.Amplifier with voltage and current feedback error correction
Classifications
U.S. Classification330/296
International ClassificationH03F1/30
Cooperative ClassificationH03F2200/18, H03F1/302
European ClassificationH03F1/30C
Legal Events
DateCodeEventDescription
Oct 1, 2013FPAYFee payment
Year of fee payment: 12
Mar 25, 2013ASAssignment
Owner name: RF MICRO DEVICES, INC., NORTH CAROLINA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JORGENSON, JON D.;DENING, DAVID C.;REEL/FRAME:030078/0453
Effective date: 19991026
Mar 19, 2013ASAssignment
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TE
Effective date: 20130319
Free format text: NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS;ASSIGNOR:RF MICRO DEVICES, INC.;REEL/FRAME:030045/0831
Oct 2, 2009FPAYFee payment
Year of fee payment: 8
Oct 27, 2005FPAYFee payment
Year of fee payment: 4
Oct 27, 2005SULPSurcharge for late payment
Oct 26, 2005REMIMaintenance fee reminder mailed
Nov 27, 2002ASAssignment
Owner name: RF MICRO DEVICES, INC., NORTH CAROLINA
Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT;REEL/FRAME:013532/0640
Effective date: 20021119
Owner name: RF MICRO DEVICES, INC. 7628 THORNDIKE ROADGREENSBO
Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:WACHOVIA BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT /AR;REEL/FRAME:013532/0640
Owner name: RF MICRO DEVICES, INC. 7628 THORNDIKE ROADGREENSBO
Feb 12, 2002ASAssignment
Owner name: FIRST UNION NATIONAL BANK, NORTH CAROLINA
Free format text: SECURITY INTEREST;ASSIGNOR:RF MICRO DEVICES, INC.;REEL/FRAME:012621/0529
Effective date: 19990813
Owner name: FIRST UNION NATIONAL BANK CHARLOTTE PLAZA BUILDING
Free format text: SECURITY INTEREST;ASSIGNOR:RF MICRO DEVICES, INC. /AR;REEL/FRAME:012621/0529
Owner name: FIRST UNION NATIONAL BANK CHARLOTTE PLAZA BUILDING