Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010040907 A1
Publication typeApplication
Application numberUS 09/097,205
Publication dateNov 15, 2001
Filing dateJun 12, 1998
Priority dateJun 12, 1998
Also published asCN1239342A, EP0964489A1, US6317444
Publication number09097205, 097205, US 2001/0040907 A1, US 2001/040907 A1, US 20010040907 A1, US 20010040907A1, US 2001040907 A1, US 2001040907A1, US-A1-20010040907, US-A1-2001040907, US2001/0040907A1, US2001/040907A1, US20010040907 A1, US20010040907A1, US2001040907 A1, US2001040907A1
InventorsUtpal Kumar Chakrabarti
Original AssigneeUtpal Kumar Chakrabarti
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Optical device including carbon-doped contact layers
US 20010040907 A1
Abstract
The invention is an optical device and method of fabrication which mitigates the problem of Zn migration in the cladding and waveguide regions. The contact region includes carbon, which acts as a p-type dopant in ternary semiconductor material.
Images(3)
Previous page
Next page
Claims(7)
What is claimed is:
1. An optical device comprising:
a semiconductor waveguide region;
a cladding region including a dopant comprising Zn formed adjacent to the waveguide region; and
a semiconductor contact region selected from InGaAs and InGaAsP formed over the waveguide region, the contact region including a p-type dopant comprising carbon to provide sufficient conductivity to make low resistance contact the waveguide region.
2. The device according to
claim 1
wherein the concentration of the dopant is within the range 11018-31019 cm−3.
3. The device according to
claim 1
wherein the device is an electroabsorption modulated laser.
4. The device according to
claim 1
wherein the device is a Capped Mesa buried heterostructure laser.
5. A method for fabricating an optical device comprising the steps of:
epitaxially forming, a semiconductor waveguide region over a substrate;
forming a cladding region adjacent to said waveguide region, the cladding region including a dopant comprising Zn; and
epitaxially forming a contact region selected from InGaAs and InGaAsP over the waveguide region, the contact layer including a p-type dopant comprising carbon to provide a sufficient conductivity to make low resistance contact to the waveguide region.
6. The method according to
claim 5
wherein the concentration of the dopant is within the range 11018-31019 cm−3.
7. The method according to
claim 5
wherein the contact region is formed by metallorganic chemical vapor deposition.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    This invention relates to semiconductor optical devices, including lasers and electroabsorption modulators, and detectors.
  • [0002]
    Electroabsorption modulated laser (EML) devices have recently received a great deal of attention for use in high speed optical systems. Such devices typically include a semiconductor laser and modulator found in a single substrate. These devices usually include a semiconductor multi quantum well (MQW) active region, a contact layer formed thereover to facilitate electrical contact with the active layer, a current blocking layer for directing current to the active region, and a cladding layer to continue light to the active region. Zn is a commonly used p-type dopant for the blocking, contact and cladding layers, and the performance of the laser and modulator depends critically on the level of Zn in the various layers of the device.
  • [0003]
    It is desired to maintain a certain Zn dopant profile in the device structure for optimum performance. However, the Zn profile in the blocking and cladding layers may get modified during the growth of the contact layer due to the migration of the Zn dopant from the contact layer. One solution to the problem is to reduce the amount of Zn in the cladding, blocking, and contact layers. However, this approach also adversely affects other device properties, such as total device resistance.
  • [0004]
    It is desirable, therefore, to provide a process and resulting device which mitigate the problem of Zn migration in optical devices.
  • SUMMARY OF THE INVENTION
  • [0005]
    The invention in accordance with one aspect is an optical device comprising a semiconductor waveguide region (which may include an active region), a cladding region including a dopant comprising in, formed adjacent to the waveguide region, and a semiconductor contact region. The contact region is selected from the materials InGaAs and InGaAsP, and is formed over the waveguide region. The contact region includes a p-type dopant comprising carbon to provide sufficient conductivity to make low resistance contact to the waveguide region.
  • [0006]
    In accordance with another aspect the invention is a method of fabricating an optical device including the steps of epitaxially forming a semiconductor waveguide region over the substrate, and forming a cladding region adjacent to the waveguide region, the cladding region including a dopant comprising Zn. A contact region selected from the materials InGaAs and InGaAsP is epitaxially formed over the waveguide region. The contact layer includes a p-type dopant comprising carbon to provide sufficient conductivity to make a low resistance contact to the waveguide region.
  • BRIEF DESCRIPTION OF THE FIGURES
  • [0007]
    These and other features of the invention are delineated in detail in the following description. In the drawing:
  • [0008]
    [0008]FIG. 1 is perspective view of an optical device according to one embodiment of the invention.
  • [0009]
    FIGS. 2-4 are views of the device of FIG. 1 during various stages of fabrication; and
  • [0010]
    [0010]FIG. 5 is a front view of a device according to a further embodiment of the invention.
  • [0011]
    It will be appreciated that, for purposes of illustration, these figures are not necessarily drawn to scale.
  • DETAILED DESCRIPTION
  • [0012]
    [0012]FIG. 1 illustrates a typical electroabsorption modulated laser (EML) device, 10, which includes features of the invention. The device, 10, basically comprises two portions, a laser portion, 11, and a modulator portion, 12, formed on a single substrate. 13. The substrate, 13, typically comprises InP. Formed on the substrate. 13, is a waveguide region. 14, which comprises a combination of active layer and optical confinement layer and is typically InGaAsP. The region, 14, includes a p-n junction, 26. As known in the art, the properties of the constituents of the waveguide 14 are chosen so that in the laser portion, 11, the waveguide will function as an active region and in the modulator portion, 12, the waveguide will absorb a certain amount of the emitted light depending upon the electrical bias supplied thereto. (See, e.g., Johnson et al “High Speed Integrated Electroabsorption Modulators”, Proceedings of SPIE, Vol. 3038, pp. 30-38 (Feb. 1997).
  • [0013]
    Thus, in the context of this application, a “waveguide” region refers to a region which will confine light to a designated portion of the device, and can include, alone or in combination, an active region, a modulator region, and a detector region (not shown).
  • [0014]
    A blocking layer, 25, is formed adjacent to the waveguide 14. This layer typically comprises alternate n, p-type and intrinsic layers of InP, and is used to block current in areas outside the waveguide 14.
  • [0015]
    A cladding layer, 15, is also formed adjacent to the waveguide, 14, and extending above it. The layer, 15, in combination with 14, provides the necessary structure for proper operation of an optical waveguide. The layer, 15, is typically a binary material, e.g., InP. The cladding layer typically includes Zn as a p-type dopant in a controlled profile. A contact layer, 16, is formed over the waveguide and cladding region. This layer is doped to provide sufficient conductivity to make low resistance contact to the section, 14. The layer, 16, typically comprises InGaAs and includes a p-type dopant to adjust the conductivity. In accordance with a preferred embodiment, the impurity is carbon, and the impurity concentration is within the range 11018-51019 cm−3. Carbon behaves as a p-type dopant in ternary material, although it acts as n-type dopant in other material such as InP. The elimination of Zn dopant in the contact layer, 16, effectively eliminates the problems associated with Zn migration during growth and processing, such as an increase in internal loss in the waveguide. 14, in the laser portion. In addition, it aids in preserving the location of p-n junction. 26, within section 14.
  • [0016]
    The device, 10, also includes electrodes 17 and 18 formed on the contact layer. 16, in the laser and modulator portions, 11 and 12, respectively and an electrode, 19, formed on the bottom surface of the substrate, 13. These electrodes provide the bias to produce light emission in the laser portion, 11, and control the absorption of the emitted light in the modulator portion, 12.
  • [0017]
    A method for fabricating the device of FIG. I is illustrated in FIGS. 2-4. As illustrated in FIG. 2, the region, 14, is formed on the substrate, 13, by first forming mask segments, 20 and 21, which are typically SiO2 and leaving a central portion of the substrate exposed. The region 14 is then grown on the exposed surface typically by metallorganic chemical vapor deposition (MOCVD) or gas source molecular beam epitaxy (GSMBE).
  • [0018]
    Typically, segments 20 and 21 are then removed, another SiO2 mask (not shown) is formed on the region, 14, and then the region is etched to form a mesa structure.
  • [0019]
    As illustrated in FIG. 3, the blocking layer 25 and cladding layer, 15, are then formed by epitaxially growing the semiconductor layers on the exposed surfaces of the substrate, 13. This is usually done by MOCVD. The layer, 15, typically includes a Zn dopant having a desired profile as a function of the layer thickness so as to form the p-n junction. For example, the concentration of Zn dopant usually varies from 51017cm3 to 31018cm3.
  • [0020]
    As illustrated in FIG. 4, the contact layer, 16, is formed on the cladding layer, 15, typically by MOCVD. The layer, 16, includes carbon as a p-type dopant to provide the desired conductivity. Preferably, the dopant concentration is in the range 21018-31019 cm−3. The contact layer. 16, is typically InGaAs, but other materials such as InGaAsP might be employed if carbon will act as a p-type dopant therein. The layer 16, is typically 0.1 μm-0.5 μm micron thick.
  • [0021]
    The structure is completed by depositing electrodes 17, 18 and 19 on the top and bottom surfaces, respectively, of the device. These electrodes are typically Ti/Pt/Au or Be-Au and deposited by e-beam evaporation.
  • [0022]
    While the invention has been described with reference to an EML device, it should be apparent that it is useful for other optical devices requiring a p-type contact layer. For example, a capped Mesa Buried Heterostructure (CMBH) laser, illustrated in FIG. 5, includes a substrate, 30, typically InP on which is formed a n-type undercladding layer 31, an active region and waveguide, 32, for light emission, and blocking regions, 33 and 34, adjacent to the active region, layer 35. The active region typically comprises MQW or bulk layers of InGaAsP, and the blocking regions, 33 and 34, typically comprise InP. A p-type cladding layer, 35, comprising typically InP was formed over the waveguide and active region. This was followed by the growth of layer 36 as a contact layer. The contact layer, 36, was InGaAs and include carbon as the p-type dopant with a concentration in the range 11018-31019 cm−3.
  • [0023]
    This device was tested, and it was discovered that such lasers have lower threshold currents and higher slope efficiency than similar devices made with Zn-doped contact layers. Further, the internal loss in the laser cavity was lower for devices made in accordance with the invention as a result of the absence of Zn diffusion into the active region.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7518196 *Feb 23, 2005Apr 14, 2009Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US7736956Mar 26, 2008Jun 15, 2010Intel CorporationLateral undercut of metal gate in SOI device
US7781771Feb 4, 2008Aug 24, 2010Intel CorporationBulk non-planar transistor having strained enhanced mobility and methods of fabrication
US7820513Oct 28, 2008Oct 26, 2010Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US7825481Dec 23, 2008Nov 2, 2010Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US7879675May 2, 2008Feb 1, 2011Intel CorporationField effect transistor with metal source/drain regions
US7893506Aug 4, 2010Feb 22, 2011Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US7898041Sep 14, 2007Mar 1, 2011Intel CorporationBlock contact architectures for nanoscale channel transistors
US7902014Jan 3, 2007Mar 8, 2011Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US7960794Dec 20, 2007Jun 14, 2011Intel CorporationNon-planar pMOS structure with a strained channel region and an integrated strained CMOS flow
US7989280Dec 18, 2008Aug 2, 2011Intel CorporationDielectric interface for group III-V semiconductor device
US8067818Nov 24, 2010Nov 29, 2011Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US8071983May 8, 2009Dec 6, 2011Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US8084818Jan 12, 2006Dec 27, 2011Intel CorporationHigh mobility tri-gate devices and methods of fabrication
US8183646 *Feb 4, 2011May 22, 2012Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US8193567Dec 11, 2008Jun 5, 2012Intel CorporationProcess for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby
US8268709Aug 6, 2010Sep 18, 2012Intel CorporationIndependently accessed double-gate and tri-gate transistors in same process flow
US8273626Sep 29, 2010Sep 25, 2012Intel CorporationnNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US8294180Mar 1, 2011Oct 23, 2012Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US8362566Jun 23, 2008Jan 29, 2013Intel CorporationStress in trigate devices using complimentary gate fill materials
US8368135Apr 23, 2012Feb 5, 2013Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US8399922Sep 14, 2012Mar 19, 2013Intel CorporationIndependently accessed double-gate and tri-gate transistors
US8405164Apr 26, 2010Mar 26, 2013Intel CorporationTri-gate transistor device with stress incorporation layer and method of fabrication
US8502351Sep 23, 2011Aug 6, 2013Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US8581258Oct 20, 2011Nov 12, 2013Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US8617945Feb 3, 2012Dec 31, 2013Intel CorporationStacking fault and twin blocking barrier for integrating III-V on Si
US8664694Jan 28, 2013Mar 4, 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US8741733Jan 25, 2013Jun 3, 2014Intel CorporationStress in trigate devices using complimentary gate fill materials
US8749026Jun 3, 2013Jun 10, 2014Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US8816394Dec 20, 2013Aug 26, 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US8933458Oct 8, 2013Jan 13, 2015Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US9048314Aug 21, 2014Jun 2, 2015Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US9190518May 8, 2014Nov 17, 2015Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US9224754May 8, 2014Dec 29, 2015Intel CorporationStress in trigate devices using complimentary gate fill materials
US9337307Nov 18, 2010May 10, 2016Intel CorporationMethod for fabricating transistor with thinned channel
US9368583May 1, 2015Jun 14, 2016Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US9385180Dec 18, 2014Jul 5, 2016Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US9450092Nov 11, 2015Sep 20, 2016Intel CorporationStress in trigate devices using complimentary gate fill materials
US9614083 *Jun 10, 2016Apr 4, 2017Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US20110020987 *Sep 29, 2010Jan 27, 2011Hareland Scott ANonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
Classifications
U.S. Classification372/45.01
International ClassificationH01S5/00, G02F1/025, H01S5/227, H01S5/042, H01S5/026, H01S5/30, H01S5/323, H01L33/34
Cooperative ClassificationH01S5/32391, H01S5/3054, H01S5/0421, H01L33/343, H01S5/227, H01S5/0265
European ClassificationH01S5/026F, H01S5/042C
Legal Events
DateCodeEventDescription
May 8, 2014ASAssignment
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG
Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031
Effective date: 20140506
Apr 3, 2015ASAssignment
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS LLC;REEL/FRAME:035365/0634
Effective date: 20140804
Feb 2, 2016ASAssignment
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
Feb 11, 2016ASAssignment
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001
Effective date: 20160201
Feb 3, 2017ASAssignment
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001
Effective date: 20170119