Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010041370 A1
Publication typeApplication
Application numberUS 09/430,559
Publication dateNov 15, 2001
Filing dateOct 29, 1999
Priority dateDec 29, 1997
Also published asUS6049125, US6326242
Publication number09430559, 430559, US 2001/0041370 A1, US 2001/041370 A1, US 20010041370 A1, US 20010041370A1, US 2001041370 A1, US 2001041370A1, US-A1-20010041370, US-A1-2001041370, US2001/0041370A1, US2001/041370A1, US20010041370 A1, US20010041370A1, US2001041370 A1, US2001041370A1
InventorsMike Brooks, Walter L. Moden
Original AssigneeMike Brooks, Walter L. Moden
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor package with heat sink and method of fabrication
US 20010041370 A1
Abstract
A semiconductor package and method for fabricating the package are provided. The package includes a semiconductor die and a heat sink in thermal communication with the die. The heat sink includes one or more pad structures adapted to form bonded connections, and thermal paths to contacts on a substrate. The method includes forming multiple heat sinks on a frame similar to a lead frame, and etching or stamping the pad structures on the heat sink. The frame can then be attached to a leadframe containing encapsulated dice, and the assembly singulated to form separate packages. The packages can be used to form electronic assemblies such as circuit board assemblies and multi chip modules.
Images(2)
Previous page
Next page
Claims(47)
What is claimed is:
1. A semiconductor package comprising:
a semiconductor die;
a heat sink in thermal communication with the die; and
a pad structure on the heat sink configured to form a bonded connection with the heat sink, said pad structure comprising at least one opening in the heat sink to a selected depth.
2. The package of
claim 1
wherein the pad structure comprises a pattern of openings completely through the heat sink.
3. The package of
claim 1
wherein the pad structure comprises a pattern of openings in the heat sink to a depth less than a thickness of the heat sink.
4. The package of
claim 1
wherein the pad structure comprises a pattern of openings in the heat sink, said pattern selected from the group consisting of U-shapes, L-shapes, multiple squares, multiple rectangles, donut shapes and squares with solid center portions.
5. A semiconductor package comprising:
a semiconductor die;
a heat sink in thermal communication with the die; and
a pad structure on the heat sink, said pad structure comprising at least one opening in the heat sink to a selected depth, said pad structure and opening at least partially covered with a bonding layer configured to form a bonded connection with the heat sink.
6. The package of
claim 5
wherein the bonding layer comprises a material selected from the group consisting of solder and thermally conductive polymers.
7. The package of
claim 5
wherein the pad structure comprises a plurality of openings in a pattern.
8. A semiconductor package comprising:
a semiconductor die;
a heat sink in thermal communication with the die; and
a pad structure on the heat sink, said pad structure comprising at least one raised member formed in the heat sink configured to form a bonded connection between the heat sink and a substrate.
9. The package of
claim 8
further comprising a bonding layer at least partially covering the raised member.
10. The package of
claim 8
wherein the bonding layer comprises a material selected from the group consisting of solder and conductive polymers.
11. The package of
claim 8
wherein the raised member comprises a member selected from the group consisting of studs, dimples and protrusions.
12. The package of
claim 8
wherein the pad structure comprises a plurality of raised members in a pattern.
13. A semiconductor package comprising:
a semiconductor die;
an encapsulant covering the die;
a heat sink attached to the encapsulant in thermal communication with the die; and
a pad structure on the heat sink configured to form a bonded connection with a substrate, said pad structure comprising at least one opening in the heat sink to a selected depth, and a bonding layer at least partially covering the pad structure.
14. The package of
claim 13
wherein the bonded connection comprises a material selected from the group consisting of solder and thermally conductive polymers.
15. The package of
claim 13
further comprising the substrate bonded to the bonded connection.
16. The package of
claim 13
further comprising an adhesive layer for attaching the heat sink to the encapsulant, said adhesive layer comprising a thermally conductive polymer.
17. A semiconductor package comprising:
a semiconductor die;
an encapsulant covering the die;
a heat sink attached to the encapsulant in thermal communication with the die; and
a pad structure on the heat sink configured to form a bonded connection with a substrate, said pad structure comprising at least one raised member on the heat sink with a selected height, and a bonding layer at least partially covering the pad structure.
18. The package of
claim 17
wherein the bonded connection comprises a material selected from the group consisting of solder and thermally conductive polymers.
19. The package of
claim 17
further comprising the substrate bonded to the bonded connection.
20. The package of
claim 17
further comprising an adhesive layer for attaching the heat sink to the encapsulant, said adhesive layer comprising a thermally conductive polymer.
21. An electronic assembly comprising:
a substrate;
a semiconductor package attached to the substrate, said package comprising a semiconductor die and a heat sink in thermal communication with the die, said heat sink comprising a pad structure including at least one opening in the heat sink to a selected depth; and
a bonded connection between the pad structure and the substrate.
22. The assembly of
claim 21
wherein the pad structure includes a bonding layer at least partially covering the opening.
23. The assembly of
claim 22
wherein the bonding layer comprises a material selected from the group consisting of solder and thermally conductive polymers.
24. The assembly of
claim 21
wherein the bonded connection comprises a material selected from the group consisting of solder and thermally conductive polymers.
25. The assembly of
claim 21
wherein the pad structure comprises a pattern of openings completely through the heat sink.
26. The assembly of
claim 21
wherein the pad structure comprises a pattern of openings in the heat sink to a depth less than a thickness of the heat sink.
27. The assembly of
claim 21
wherein the pad structure comprises a pattern of openings in the heat sink, said pattern selected from the group consisting of U-shapes, L-shapes, multiple squares, multiple rectangles, donut shapes and squares with solid center portions.
28. An electronic assembly comprising:
a substrate;
a semiconductor package attached to the substrate, said package comprising a semiconductor die and a heat sink in thermal communication with the die, said pad structure comprising at least one raised member formed on the heat sink configured to form a bonding site for attaching the package to the substrate; and
a bonded connection between the pad structure and the substrate.
29. The assembly of
claim 28
wherein the pad structure comprises a plurality of raised members.
30. The assembly of
claim 28
wherein the raised member includes a bonding layer at least partially covering the raised member.
31. An electronic assembly comprising:
a substrate having a contact formed thereon;
a semiconductor package attached to the substrate, said package comprising a semiconductor die and a heat sink in thermal communication with the die, said heat sink comprising a pad structure including at least one opening in the heat sink to a selected depth; and
a bonded connection between the pad structure and the contact, said bonded connection comprising a thermally conductive material bonded to the pad structure and to the contact, said material extending into the opening.
32. The assembly of
claim 31
wherein the material comprises a material selected from the group consisting of solder and polymers.
33. The assembly of
claim 31
wherein the material comprises a polymer selected from the group consisting of metal filled silicone, isotropic adhesives and anisotropic adhesives.
34. The assembly of
claim 31
wherein the substrate comprises a printed circuit board.
35. The assembly of
claim 31
wherein the substrate comprises a multi chip module.
36. The assembly of
claim 31
wherein the pad structure includes a bonding layer.
37. A method for fabricating a semiconductor package comprising:
providing a plurality of semiconductor dice on a leadframe;
forming a plurality of heat sinks on a frame, each said heat sink including a pad structure comprising at least one opening to a selected depth, said opening configured to provide a bonding site for forming a bonded connection with the heat sink;
attaching the heat sinks to the dice;
singulating the frame and the leadframe into a plurality of separate packages.
38. The method of
claim 36
wherein forming the heat sinks comprises etching the opening.
39. The method of
claim 36
wherein forming the heat sink comprises stamping the opening.
40. The method of
claim 36
wherein forming the heat sink comprises depositing a bonding layer on the pad structure.
41. A method for fabricating a semiconductor package comprising:
providing a plurality of semiconductor dice on a leadframe;
forming a plurality of heat sinks on a frame, each said heat sink including a pad structure comprising at least one raised member extending to a selected height, said raised member configured to provide a bonding site for forming a bonded connection with the heat sink;
attaching the heat sinks to the dice;
singulating the frame and the leadframe into a plurality of separate packages.
42. The method of
claim 41
wherein forming the heat sinks comprises stamping the raised member.
43. The method of
claim 41
further comprising depositing a bonding layer on the pad structure.
44. A method for fabricating a semiconductor package comprising:
providing an encapsulated semiconductor die;
providing a heat sink for the die, said heat sink comprising a pad structure configured to form a bonded connection between the heat sink and a substrate;
attaching the heat sink to the die; and
forming the bonded connection between the heat sink and substrate.
45. The method of
claim 44
wherein the pad structure comprises at least one opening in the heat sink to a selected depth.
46. The method of
claim 44
wherein the pad structure comprises at least one raised member on the heat sink to a selected height.
47. The method of
claim 44
wherein the die is contained on a leadframe with a plurality of dice and the heat sink is contained on a frame with a plurality of heat sinks.
Description
FIELD OF THE INVENTION

[0001] This invention relates generally to semiconductor packaging. More particularly, this invention relates to improved semiconductor packages with heat sinks, and to improved methods for fabricating semiconductor packages with heat sinks.

BACKGROUND OF THE INVENTION

[0002] With advances in semiconductor manufacture, the density of integrated circuits on semiconductor dice has increased. The higher circuit density increases the power consumption of the dice, and also the heat generated by the dice. In order to dissipate heat, semiconductor packages are sometimes constructed with heat sinks for dissipating heat. One type of heat sink comprises a metal plate bonded to a face or backside of a semiconductor package. The plate can be surface mounted on the package or embedded in an encapsulant material of the package.

[0003] In the fabrication of electronic assemblies, it is sometimes necessary to attach the heat sink of a semiconductor package to a substrate, such as printed circuit board (PCB), or a multi chip module substrate. Electrical connections may also be required between the heat sink and the substrate. For example, some heat sinks require a path to ground. Typically, these electrical connections comprise solder joints bonded to the heat sink, and to corresponding contacts on the substrate. In addition to providing electrical paths, the solder joints provide thermally conductive paths between the heat sink and substrate, for dissipating heat by conduction to the substrate.

[0004] One problem with solder joints is that stresses can develop in the solder material due to differences in thermal expansion between the heat sink and substrate. Typically the heat sinks are formed of metals, such as copper, having relatively high coefficients of thermal expansion (CTE). On the other hand, the substrates are typically formed of materials, such as glass filled resins or ceramics, having a different coefficient of thermal expansion.

[0005] These stresses can cause cracks which weaken the solder joints. In some situations the joints can loosen and fail. In addition, the cracks can increase the electrical resistivity of the joints, and decrease the thermal conductivity through the joint. In view of the foregoing, improved semiconductor packages with heat sinks, and improved methods for fabricating semiconductor packages and electronic assemblies with heat sinks are required.

SUMMARY OF THE INVENTION

[0006] In accordance with the present invention, a semiconductor package, a method for fabricating the package, and electronic assemblies employing the package are provided. The package, simply stated, comprises a semiconductor die in thermal communication with a heat sink. In an illustrative embodiment the package includes an encapsulant, such as molded plastic, and the heat sink is attached to a surface of the encapsulant in thermal communication with the die.

[0007] The heat sink includes one or more pad structures on an exterior portion thereof, adapted to provide thermal paths from the heat sink to the substrate. The pad structures also provide an increased surface area, and a topography for forming bonded connections with the substrate. The bonded connections can comprise a metal such as solder, or alternately a thermally conductive polymer. In addition to providing thermal paths, the bonded connections can also provide an electrical function such as a path to ground.

[0008] Two main embodiments for the pad structures are provided. In a first embodiment, the pad structures include one, or more, openings formed in the heat sink to a selected depth and in a selected pattern. Representative patterns for the openings include U-shapes, L-shapes, multiple squares or rectangles, donut shapes and squares with solid center portions. The openings can extend completely through the heat sink, or to a selected depth less than a thickness of the heat sink. In addition, the pad structures can be covered with a bonding layer, such as a solder wettable layer or a thermally conductive polymer, to facilitate formation of the bonded connections. In a second embodiment, the pad structures comprises raised members, such as one or more studs, dimples or protrusions, formed in the heat sink, and adapted to provide bonding sites for the bonded connections.

[0009] The method for fabricating the semiconductor package includes forming multiple heat sinks on a frame similar to a semiconductor leadframe. In addition, the pad structures can be formed on the heat sinks by etching or stamping the openings in a selected pattern, or by stamping the raised members in a desired configuration. The heat sinks and frame can then be attached to encapsulated semiconductor dice contained on a leadframe. Singulation of the heat sink frame, and package leadframe, forms multiple semiconductor packages.

[0010] The semiconductor packages can be used to construct electronic assemblies, such as circuit board assemblies and multi chip modules, by mounting the packages to substrates for the assemblies. During mounting of the semiconductor packages to the substrates, the bonded connections can be formed between the pad structures on the heat sinks, and corresponding contacts on the substrates. Additional bonded connections can also be formed between package leads and other contacts on the substrates.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011]FIG. 1 is a plan view of multiple heat sinks fabricated in accordance with the invention on a frame;

[0012]FIG. 2A is an enlarged cross sectional view taken along section line 2A-2A of FIG. 1 showing a pad structure on a heat sink;

[0013]FIG. 2B is an enlarged cross sectional view of an alternate embodiment pad structure;

[0014]FIG. 3A is an enlarged cross sectional view of an alternate embodiment pad structure equivalent to the embodiment of FIG. 2A with a solder wettable layer;

[0015]FIG. 3B is an enlarged cross sectional view of an alternate embodiment pad structure equivalent to the embodiment of FIG. 2B with a solder wettable layer;

[0016] FIGS. 4A-4E are enlarged plan views of alternate embodiment pad structures;

[0017]FIG. 5A is an enlarged plan view of an alternate embodiment pad structure comprising a raised member;

[0018]FIG. 5B is a cross sectional view taken along section line 5B-5B of FIG. 5A;

[0019]FIG. 5C is an enlarged plan view of an alternate embodiment pad structure comprising multiple raised members;

[0020]FIG. 7 is an enlarged cross sectional view of a semiconductor package constructed in accordance with the invention mounted to a substrate;

[0021]FIG. 7A is an enlarged cross sectional view taken along section line 7A-7A of FIG. 7 showing a pad structure of a heat sink of the package bonded to the substrate with a solder material;

[0022]FIG. 7B is an enlarged cross sectional view equivalent to FIG. 7A of an alternate embodiment stud pad structure bonded to a substrate with a polymer material; and

[0023]FIG. 8 is a plan view of an electronic assembly including semiconductor packages constructed in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0024] Referring to FIG. 1, heat sinks 10 constructed in accordance with the invention are shown. The heat sinks 10 are fabricated on a frame 12 similar to a lead frame for constructing semiconductor packages. As will be further explained, cutting the frame 12 during a subsequent packaging process singulates the individual heat sinks 10. Each heat sink 10 includes one or more pad structures 14 configured for bonding to a contact 26 (FIG. 7) on a substrate 28 (FIG. 7). The structure and function of the pad structures 14 will become more apparent as the description proceeds.

[0025] The heat sinks 10 and frame 12 are fabricated of a material having a high heat conductivity. Preferred materials for the heat sinks 10 and frame 12 include copper, aluminum, silver and alloys of these metals. Other suitable materials include nickel-iron alloys and clad materials such as copper-clad stainless steel. A representative thickness for the heat sinks 10 and frame 12 can be from 5 mils to 10 mils.

[0026] The heat sinks 10 and frame 12 can be mechanically stamped, or alternately chemically milled from rolled strip stock. With stamping, progressive dies can be used to mechanically remove unwanted metal from the strip stock to define the heat sinks 10 and frame 12. With chemical milling, photolithography and chemical etchants can be used to define the heat sinks 10 and frame 12 by etching away unwanted areas of metal from the strip stock. Etching can be from one major surface or from opposed major surfaces of the strip stock. The chemical etchants employed will be dependent on the metal. Suitable etchants for chemical milling include ferric chloride, and ammonium persulfate.

[0027] The frame 12 includes parallel, spaced, side rails 16 a, 16 b having multiple indexing holes 18 formed therethrough. The side rails 16 a, 16 b and holes 18 permit the frame 12 to be handled by automated machinery during fabrication thereof, and during a subsequent fabrication process for a semiconductor package 24 (FIG. 7). Each heat sink 10 comprises a flat plate with a generally rectangular shaped peripheral configuration. The width and length of the heat sinks 10 are dependent on a required size of the semiconductor package 24 (FIG. 7). The frame 12 also includes connecting bars 20 a-d that connect each of the heat sinks 10 to the side rails 16 a, 16 b. The connecting bars 20 a-d will subsequently be cut to detach the heat sinks 10 from the side rails 16 a, 16 b. In addition, each heat sink 10 includes one or more hemispherical cutouts 21 (FIG. 1) which aid in handling the heat sinks 10.

[0028] Referring to FIG. 2A, an individual pad structure 14 for the heat sinks 10 is illustrated. In the illustrative embodiment there are three pad structures 14 per heat sink 10. Alternately, a greater or lesser number of pad structures 14 per heat sink could be employed.

[0029] As shown in FIG. 1, each pad structure 14 comprises one or more openings 30 in the heat sink 10. As shown in FIG. 2A, the openings 30 can be formed completely through the heat sink 10. Alternately, as shown in FIG. 2B, an alternate embodiment pad structure 14A includes one or more openings 30A formed in the heat sink 10 to a selected depth that is less than a thickness of the heat sink 10. In either embodiment, the openings 30, or 30A, can be formed using a chemical milling process as previously described, or alternately using a machining process such as stamping, punching or laser machining.

[0030] The openings 30 or 30A are also formed in a selected pattern to provide an increased surface area and a bonding topography for forming bonded connections 34 (FIG. 7) to the heat sink 10. In FIG. 1, pad structure 14 includes openings 30 in a U-shaped pattern. In FIG. 4A, pad structure 14D includes having parallel spaced rectangular openings 30D. In FIG. 4B, pad structure 14E includes nested L-shaped openings 30E. In FIG. 4C, pad structure 14F includes donut shaped opening 30F. In FIG. 4D, pad structure 14G includes T-shaped opening 30G. In FIG. 4E, pad structure 14H includes frame shaped opening 30H.

[0031] A size of the pad structures 14-14E can be selected as required for a particular application. A representative size range for the pad structures 14-14E (measured from end to end) can be from 0.25 mm to 2.50 mm or greater.

[0032] Referring to FIG. 3A, a pad structure 14B can be formed as previously described for pad structure 14 (FIG. 2A). Pad structure 14B also includes a bonding layer 36 formed within openings 30B and on the surface of the heat sink 10. The bonding layer 36 comprises a material configured to facilitate formation of the bonded connections 34.

[0033] For bonded connections 34 formed of solder, the bonding layer 36 can comprise a solder wettable metal. Representative solder wettable metals include solder, Ni, Zn, Cr, and Pd. These metals can be deposited using a suitable deposition process such as electroless deposition, electrochemical deposition, CVD, sputtering, wave soldering or stenciling. The bonding layer 36 can also comprise a thermally conductive polymer such as an anisotropic adhesive or a silver filled silicone deposited using a suitable process such as stenciling or dot shooting through a nozzle.

[0034] As shown in FIG. 3B, a pad structure 14C can include openings 30C formed in the heat sink 10 to a depth less than a full thickness of the heat sink. The pad structure 14C can also include a bonding layer 36C formed as previously described for bonding layer 36 (FIG. 3A).

[0035] Referring to FIGS. 5A and 5B, a pad structure 14S comprises a raised member such as a stud, protrusion or dimple, formed in the heat sink 10 by punching or otherwise machining the heat sink 10. A selected width for the pad structure 14S can be from 1.0 mm to 2.50 mm or greater. A selected height for the pad structure 14S can be from 5 mils to 10 mils or greater, measured from the surface of the heat sink 10 to a tip of the pad structure 14S. The pad structure 14S can also be at least partially covered with a bonding layer, substantially similar to the bonding layer 36 (FIG. 3A) and 36C (FIG. 3B) previously described. In addition, as shown in FIG. 5C, a raised pad structure 14SM can include multiple raised members 14S in a desired pattern. The multiple raised members 14S provide a textured bonding site for forming bonded connections.

[0036] Referring to FIG. 6, following formation of the heat sinks 10 and frame 12, the heat sinks 10 can be attached to encapsulated semiconductor dice 38 contained on a leadframe 40. The heat sinks 10 can be attached to the encapsulated dice 38 by forming adhesive layers 39 between the encapsulated dice 38 and heat sinks 10. The adhesive layers 39 can comprise an adhesive such as an epoxy, silicone, polyimide or a cyanoacrylate adhesive. Singulation of the lead frame 40 and dice 38 forms separate packages 24 (FIG. 7).

[0037] Referring to FIG. 7, an electronic assembly 52 comprising one or more packages 24 mounted to a substrate 28, such as a printed circuit board, is shown. The package 24 includes the encapsulated semiconductor die 38 and the heat sink 10 having one or more pad structures 14 thereon. The package 24 also includes an encapsulant 42, such as an epoxy novolac based molding compound, or other suitable material.

[0038] The heat sink 10 functions to dissipate heat generated by the die 38 during operation thereof. The heat sink 10 can be attached directly to an exterior surface of the encapsulant 42 as shown. In this configuration the encapsulant 42 provides a thermally conductive path from the die 38 to the heat sink 10. The heat sink 10 can also be embedded in the encapsulant 42 in direct contact with the leadframe 40 or die 38, but with the pad structures 14 exposed. In addition, separate thermally conductive members (not shown) can be embedded in the encapsulant 42 to improve the thermal path between the die 38 and the heat sink 10. An adhesive for attaching the heat sink 10 to the encapsulant 42 can also be a heat conductive material such as silver filled isotropic adhesive.

[0039] The package 24 also includes trimmed and formed leads 44. The leads 44 are illustrated in a gull wing configuration. However, other configurations such as J-bend, flat, or butt joint can also be employed. The leads 44 can be placed in electrical communication with contacts 48 on the substrate 28 using a solder or polymer bonded connection 50.

[0040] The package 24 also includes wires 46 that are wire bonded to the leads 44, and to bonding pads (not shown) on the encapsulated die 38. The wires 46 can be wire bonded and the encapsulant 42 molded in a desired shape using conventional processes. Also, concurrently with the encapsulation process the heat sinks 10 and frame 12 (FIG. 6) can be attached to the encapsulated dice 38 and lead frame 40 (FIG. 6).

[0041] As shown in FIG. 7A, the bonded connections 34 are formed between the pad structures 14 and the contacts 26 on the substrate 28. The bonded connections 34 can comprise a solder alloy such as 95%Pb/5%Sn, 60% Pb/40%Sn, 63%In/37%Sn, or 62%Pb/36%Sn/2%Au. A required volume of solder can be applied using a conventional solder paste/post reflow process. The bonded connections 34 provide thermally conductive paths from the heat sink 10, and allow heat to be dissipated by conduction. For some applications, the bonded connections 34 can also provide an electrically conductive path, such as a path to ground, for the heat sink 10. During formation of the bonded connections 34, some of the solder material can extend into the openings 30 of the pad structures 14 which strengthens the bond.

[0042] Alternately in place of solder, the bonded connections 34 can comprise a thermally conductive polymer. Suitable conductive polymers include silver filled isotropic adhesives, and anisotropic adhesives.

[0043] The contacts 26 on the substrate 28 can be electrical members such as electrodes, or alternately can merely be thermal bonding sites on substrate 28. Preferably the contacts 26 comprise a bondable metal such as solder, aluminum, copper, silver or gold. The contacts 26 can also, comprise a conductive polymer. For some applications the contacts 26 can be omitted and the bonded connections 34 formed directly with the substrate 28 on selected portions thereof.

[0044]FIG. 7B illustrates the raised pad structure 14S with polymer bonded connections 34A. Solder bonded connections could also be employed with the raised pad structure 14S. The raised pad structures 14S anchor the heat sink 10 to the bonded connections 34A and provide an increased surface area for bonding. With polymer bonded connections 34A, the polymer material can be applied in a viscous state to the contacts 26 on the substrate 28. Next, the raised pad structures 14S can be placed in contact with the viscous material, which can then be cured, such as by heating to a required temperature, for a required time period, to form the polymer bonded connections 34A. Although only one raised pad structure 14S per bonded connection 34A is illustrated, multiple raised pad structures could also be used for each bonded connection 34A. In this case the pad structure 14S would provide a textured bonding site.

[0045] Referring to FIG. 8, an electronic assembly in the form of a multi chip module 54 such as a SIMM (single in line memory module) is shown. The multi chip module 54 includes multiple semiconductor packages 24 mounted to a substrate 28A. The substrate 28A includes an edge connector 56 in electrical communication with the leads 44 for the package. The substrate 58 also includes one or more openings 58 for mounting and handling the multi chip module 54. Suitable materials for forming the substrate 28A include silicon, ceramic and glass filled resins (e.g., FR-4). For mounting the packages 24 to the substrate 28A, the pad structures 14 and leads 44 can be bonded to contacts (not shown) on the substrate 28A as previously described.

[0046] Thus the invention provides an improved semiconductor package a method for fabricating the package, and improved electronic assemblies employing the package. While the invention has been described with reference to certain preferred embodiments, as will be apparent to those skilled in the art, certain changes and modifications can be made without departing from the scope of the invention as defined by the following claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7834433 *Jul 16, 2007Nov 16, 2010Shanghai Kaihong Technology Co., Ltd.Semiconductor power device
US8847383 *Feb 1, 2012Sep 30, 2014Ati Technologies UlcIntegrated circuit package strip with stiffener
US20120127689 *Feb 1, 2012May 24, 2012Ati Technologies UlcIntegrated package circuit with stiffener
Classifications
U.S. Classification438/2, 257/E23.092, 257/E23.101
International ClassificationH01L23/36, H05K3/34, H01L23/433
Cooperative ClassificationH05K2201/2036, H01L2924/01046, H05K2201/1084, H05K2201/10689, H05K3/341, H01L2924/01087, H01L23/4334, H05K2201/10969, H05K2201/1078, H01L23/36, H01L2924/09701, H01L2924/01079, H01L2924/0002
European ClassificationH05K3/34C, H01L23/433E, H01L23/36
Legal Events
DateCodeEventDescription
Jan 21, 2014FPExpired due to failure to pay maintenance fee
Effective date: 20131204
Dec 4, 2013LAPSLapse for failure to pay maintenance fees
Jul 12, 2013REMIMaintenance fee reminder mailed
May 6, 2009FPAYFee payment
Year of fee payment: 8
May 12, 2005FPAYFee payment
Year of fee payment: 4