Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010045861 A1
Publication typeApplication
Application numberUS 09/447,503
Publication dateNov 29, 2001
Filing dateNov 23, 1999
Priority dateNov 23, 1999
Also published asUS6445242
Publication number09447503, 447503, US 2001/0045861 A1, US 2001/045861 A1, US 20010045861 A1, US 20010045861A1, US 2001045861 A1, US 2001045861A1, US-A1-20010045861, US-A1-2001045861, US2001/0045861A1, US2001/045861A1, US20010045861 A1, US20010045861A1, US2001045861 A1, US2001045861A1
InventorsBryan E. Bloodworth, Paul M. Emerson, Glenn Mayfield, Echere Iroaga
Original AssigneeBryan E. Bloodworth, Paul M. Emerson, Mayfield Glenn C., Echere Iroaga
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Fuse selectable pinout package
US 20010045861 A1
Abstract
An integrated circuit having a pinout configuration, having a first configuration of pins and a circuit to change the integrated circuit to a second configuration of pins.
Images(3)
Previous page
Next page
Claims(3)
1. An integrated circuit having a pinout configuration, said integrated circuit having a first configuration of pins and a circuit to change said integrated circuit to a second configuration of pins.
2. An integrated circuit as in
claim 1
, wherein said circuit is programmable to select said second configuration from a plurality of configurations.
3. An integrated circuit as in
claim 1
, wherein said circuit includes fuses to determine said second configuration.
Description
FIELD OF THE INVENTION

[0001] The present invention relates generally to electrical connectors and methods, and more particularly to an integrated circuit socket and method for altering the effective pinout arrangement and/or connections of an integrated circuit.

BACKGROUND OF THE INVENTION

[0002] In the modern electronic industry, integrated circuits and similar mechanically configured devices frequently are used. Such devices may, for example, be a microprocessor, a read only memory (ROM), a random access memory (RAM), logic arrays, integrated logic circuits, switches, hard disk drive (HDD), etc. Such devices are usually mechanically configured to have a three-dimensional rectangular package Ad within which the active or passive circuitry components, switches, etc., are contained and a plurality of electrical leads extending outwardly from the package to provide electrical connections for the respective circuits within the package to circuitry external to the package. For convenience of description, each of such devices will be referred to hereinafter as an integrated circuit (IC) device; however, such label is intended to include the previously listed devices and other types of devices that are contained in a packaged configuration. Moreover, such electrical leads sometimes are referred to as terminals, contacts, pins, etc., and for convenience of the following description, the same will be referred to as pins.

[0003] Electronic circuitry is usually designed for use with a particular integrated circuit, such as a specific microprocessor manufactured by a specific manufacturer or a specific circuitry such as a preamp for a HDD and having a specific pinout pattern or configuration. These pins are numbered for sake of identification. For example, pin number 1 of the integrated circuit package may be intended to connect to a voltage source, pin number 2 may be an interrupt input for the microprocessor, pin number 3 may be a ground connection, etc. The layout and interconnections of printed circuit traces on a printed circuit board to connect to the IC intended to use a specific microprocessor usually are designed for use with a particular microprocessor of a particular manufacturer.

[0004] In addition, such integrated circuits are used in conjunction with magnetic disk drives. These magnetic disk drives have read/write heads which are used for both writing data to a magnetic disk and reading data from the magnetic disk. During a write operation, a write signal is provided to a selected read/write head from a write control circuit. The write signal represents data to be encoded onto the magnetic disk. More particularly, the read/write head receives encoded digital data from a “channel” chip.

[0005] The transitions of the signal received from the channel chip cause the write current flowing within the read/write head to reverse direction, which in turn induces a flux reversal in the magnetized material of the medium. During a read operation, the read/write head senses flux reversals from the magnetic disk and amplifies the signal for the channel by a preamplifier. The flux reversals are encoded onto the magnetic disk during the write operation. Based on the flux reversals, the read/write head provides a read signal to a read channel. The read circuit amplifies the read signal, and the channel circuit recovers the data. The read circuit then provides the data to a magnetic disk controller for further processing.

[0006] Each magnetic disk in the disk drive has a corresponding “head” adjacent to the top and bottom surfaces of the disk. Thus, there are two N heads per stack where N equals the number of disks in the drive. Normally, only one head is active at any time. Thus, for each head, there may be a plurality of connectors for either providing a read or write function. For example, one head may require four connections, namely a ground wire, a read wire, and a pair of write wires.

[0007] In U.S. Pat. No. 4,609,241 a socket where the IC is placed can be readily programmed to adapt the pinout configuration of the integrated circuit device for convenient plug-in use for substitution in an environment such as the socket. However, such a device leaves the pinout configuration of the integrated circuit unchanged.

[0008] These heads require at least two current paths so that current can flow in two directions in the head. Thus, a 0 or 1 can be written on the magnetic disk. To write current in one direction, two terminals are required, and thus, for each head, four terminals are required for current to flow in two directions. It is possible to reduce the number of connections for the pins by using a common ground connection. Conventional ICs are limited by having a fixed pinout configuration. A fixed pin configuration is not desirable. Different manufacturers require the same functions in an IC, but different pinout configuration results in a multitude of parts having to be produced in order to satisfy manufacturer pinout configurations.

SUMMARY OF THE INVENTION

[0009] In accordance with the present invention, a programmable IC is described to change the pinout configuration from a first pinout configuration to a second pinout configuration. Thus, the same integrated circuit can be used for different manufacturers having different pinout configurations.

BRIEF DESCRIPTION OF THE DRAWINGS

[0010]FIG. 1 illustrates a pinout configuration for a two-channel device;

[0011]FIG. 2 illustrates a first pinout configuration for a four-channel device;

[0012]FIG. 3 illustrates a second pinout configuration for the same IC as FIG. 2 with a pinout configuration for a two-channel device;

[0013]FIG. 4 illustrates the IC and logic circuits; and

[0014]FIG. 5 illustrates a detailed circuit diagram of the logic circuit.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

[0015] A description of various pins found in FIGS. 1, 2 and 3 follows. VDD is the pin for the 8-volt power supply, and VCC is the pin for the 5-volt power supply. The GND is the ground. The HGND pin is the MR head connection, negative end. The RnX is the MR head connection, positive end, for both input and output. RDX and RDY is the differential read data output. WDX and WDY pin is the write data input, PECL. The pin WnX and WnY is the inductive write head connection. The FLT/BHV is a multiplexer pin for a fault output or BHV. In the fault mode, (MRM=0) (ABHV=0), an open collector output is shown. Read mode, a low indicates abnormal read condition. In the write mode, a high indicates abnormal write condition. In the MR measure mode, the DBHV comparator output (MRM=1) (ABHV=0), an open collector output; a high indicates the head voltage is lower than the set threshold, and a low indicates the head voltage is higher than the set threshold. In ABHV mode (MRM=1) (ABHV=1), pin is an analog output. RDZ_WRT, read/write 2.5/3.3 V logic with internal pull-down. Write active high. MRBIASZ pin, the MR bias current is on, 2.5/3.3 V logic with internal pull-up. Bias current active at low. The SDEN pin is a serial port enable 2.5/3.3 V logic. The SDATA pin is a serial data open collector output (5 mA current sink). The SCLK is a serial clock 2.5/3.3 V logic.

[0016]FIG. 1 illustrates a two-channel preamp IC 100. The left side of integrated circuit 100 includes the pins necessary for the integrated circuit 100 itself while the right side includes pin connections for the read/write head. For example, at the top right at pin 23 is the HW0X pin, pin 22 the HW0Y pin, pin 21 the HR0X pin, pin 20 the HGND pin, pin 19 the HR1X pin, pin 18 the HW1Y pin, pin 17 the HW1X pin, pin 16 ground, pin 15 ground, and pin 13 the FLT/BHV pin.

[0017]FIG. 2 illustrates a four-channel integrated circuit 200 in a first pin configuration. The left side of integrated circuit 200 shows the connections for head 3 at pins 29, 28 and 27, and the pins for head 0 at pins 16, 17 and 18. In FIG. 3, which illustrates the same integrated circuit 300 as FIG. 2 in a second configuration, the bottom three pins on both the left and right sides have been inactivated on integrated circuit 300. Namely, pins 13, 14, and 15 on the left side of integrated circuit 300 have been inactivated, and pins 18, 17 and 16 on the right side of integrated circuit 300 have been inactivated. On the left side of integrated circuit 300, the connection for head 0 is illustrated. More particularly, pin 29, pin 28 and pin 27 are for head 0. Thus, the pins 29, 28 and 27 have been switched from connection of head 3 in FIG. 2 on integrated circuit 200 to connection to head 0 on integrated circuit 300 as illustrated in FIG. 3. Thus, the integrated circuit 300 in FIG. 3 has the same pin configuration, albeit some inactive pins, as integrated circuit 100 as illustrated in FIG. 1. Consequently, the pin configuration of the same integrated circuit can be changed to meet a different design or to meet the requirements of different manufacturers. The configuration is changed from a first pin configuration to a second pin configuration.

[0018] How this pin configuration is accomplished is discussed next. In FIG. 4, fuses 404, 406 and 408 are illustrated as a portion of integrated circuit 400. Logic circuit 402 reads the terminals between fuses 404, 406 and 408 to determine a binary code from these fuses. Different binary codes can be achieved from the fuses 404, 406 and 408 by blowing either one or a select few or all of fuses 404, 406 and 408. Thus, each different state (blown or unblown) of pins 404, 406 and 408 could represent a different pin configuration for integrated circuit 400. Logic circuit 402 reads this fuse circuit, and the detect circuit 504, as illustrated in FIG. 5, instructs the reroute circuit 502 to reroute, through internal traces of the integrated circuit, the various circuits necessary to perform the function as required to achieve the new or second pin configuration. Thus, a gain in bandwidth or backsetting can be achieved, and it is possible to sell the same die to either a first manufacturer or a second manufacturer where each of the different manufacturers require a different pin configuration.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6961790 *Jun 29, 2001Nov 1, 2005Motorola, Inc.Self-extracting re-configurable interface used in modular electronic architecture
US7770113 *Nov 19, 2001Aug 3, 2010Cypress Semiconductor CorporationSystem and method for dynamically generating a configuration datasheet
Classifications
U.S. Classification327/525, 257/E23.149
International ClassificationH01L23/525
Cooperative ClassificationH01L23/5256
European ClassificationH01L23/525F
Legal Events
DateCodeEventDescription
Feb 25, 2014FPAYFee payment
Year of fee payment: 12
Feb 19, 2010FPAYFee payment
Year of fee payment: 8
Feb 28, 2006FPAYFee payment
Year of fee payment: 4
Feb 22, 2000ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BLOODWORTH, BRYAN E.;EMERSON, PAUL M.;MAYFIELD, GLENN C.;AND OTHERS;REEL/FRAME:010690/0588;SIGNING DATES FROM 20000119 TO 20000124
Owner name: TEXAS INSTRUMENTS INCORPORATED P.O. BOX 655474, MS