Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010050428 A1
Publication typeApplication
Application numberUS 09/800,589
Publication dateDec 13, 2001
Filing dateMar 8, 2001
Priority dateMar 17, 2000
Also published asUS6433412
Publication number09800589, 800589, US 2001/0050428 A1, US 2001/050428 A1, US 20010050428 A1, US 20010050428A1, US 2001050428 A1, US 2001050428A1, US-A1-20010050428, US-A1-2001050428, US2001/0050428A1, US2001/050428A1, US20010050428 A1, US20010050428A1, US2001050428 A1, US2001050428A1
InventorsHideko Ando, Hiroshi Kikuchi, Ikuo Yoshida, Toshihiko Sato, Tomo Shimizu
Original AssigneeHideko Ando, Hiroshi Kikuchi, Ikuo Yoshida, Toshihiko Sato, Tomo Shimizu
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device and a method of manufacturing the same
US 20010050428 A1
Abstract
A central portion of a main face of a package substrate 2 is mounted with a memory chip 1 in face down bonding by a flip chip bonding system. Further, a plurality of chip condensers 7 are mounted at vicinities of the memory chip 1. A clearance between a main face (lower face) of the memory chip 1 and a main face of the package substrate 2 is filled with underfill resin (seal resin) 10 constituting a seal member for achieving protection of connecting portions for connecting both and relaxation of thermal stress. An outer edge of the underfill resin 10 is extended to an outer side of the memory chip 1 and covers entire faces of the chip condensers 7 mounted at vicinities of the memory chip 1.
Images(16)
Previous page
Next page
Claims(12)
What is claimed is:
1. A semiconductor device comprising:
a substrate having a wiring layer;
a semiconductor chip mounted onto a main face of the substrate in face down bonding;
a passive element mounted onto the main face of the substrate;
a seal resin filled in a clearance between a main face of the semiconductor chip and the main face of the substrate;
a cap for sealing the semiconductor chip and the passive element; and
a heat conductive member filled between the cap and the semiconductor chip;
wherein the passive element is arranged in an area coated with the seal resin and at least an upper face thereof is covered by the seal resin.
2. A semiconductor device comprising:
a substrate having a wiring layer;
a semiconductor chip mounted onto a main face of the substrate in face down bonding;
a passive element mounted onto the main face of the substrate;
a seal resin filled in a clearance between a main face of the semiconductor chip and the main face of the substrate; and
a heat radiating member bonded to an upper face of the semiconductor chip via a heat conductive member;
wherein the passive element is arranged in an area coated with the seal resin and at least an upper face thereof is covered by the seal resin.
3. The semiconductor device according to
claim 2
:
wherein the heat conductive member comprises an electricity conductive material.
4. The semiconductor device according to
claim 2
:
wherein the heat conductive member comprises an insulating material.
5. The semiconductor device according to
claim 2
:
wherein the passive element is a chip condenser.
6. The semiconductor device according to
claim 2
:
wherein the semiconductor chip is mounted onto the main face of the substrate via a bump electrode.
7. The semiconductor device according to
claim 2
:
wherein a plurality of the semiconductor chips are mounted onto the main face of the substrate and the passive elements are arranged at clearances among the plurality of semiconductor chips.
8. The semiconductor device according to
claim 2
:
wherein the seal resin is filled in a clearance between the passive element and the main face of the substrate.
9. A method of manufacturing a semiconductor device comprising following steps:
(a) a step of mounting a semiconductor chip onto a main face of a substrate having a wiring layer in face down bonding;
(b) a step of mounting a passive element to a vicinity of an area mounted with the semiconductor chip on the main face of the substrate;
(c) a step of filling a seal resin into a clearance between a main face of the semiconductor chip and the main face of the substrate and covering the passive element by the seal resin; and
(d) a step of fixedly attaching a cap for sealing the semiconductor chip and the passive element onto an upper face of the semiconductor chip via a heat conductive member.
10. A method of manufacturing a semiconductor device comprising following steps:
(a) a step of mounting a semiconductor chip onto a main face of a substrate having a wiring layer in face down bonding;
(b) a step of mounting a passive element to a vicinity of an area mounted with the semiconductor chip on the main face of the substrate;
(c) a step of filling a seal resin into a clearance between a main face of the semiconductor chip and the main face of the substrate and covering the passive element by the seal resin; and
(d) a step of fixedly attaching a heat radiating member onto an upper face of the semiconductor chip via a heat conductive member.
11. The method of manufacturing a semiconductor device according to
claim 10
, wherein the (c) step includes:
a step of filling a first seal resin to the clearance between the main face of the semiconductor chip and the main face of the substrate; and
a step of covering the passive element by a second seal resin.
12. The semiconductor device according to
claim 2
:
wherein a rear face of the semiconductor chip on a side opposed to the main face is not covered by the seal resin and is brought into direct contact with the heat conductive member.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to a semiconductor device and a method of manufacturing the same, particularly to a technology effectively applied to a semiconductor device having a package mounted with a semiconductor chip and a passive element on the same substrate.
  • BACKGROUND OF THE INVENTION
  • [0002]
    Japanese Patent Laid-Open No. 46098/1996 (U.S. Pat. No. 5,533,256) discloses a package having a heat sink for radiating to outside, heat of a semiconductor chip formed with an integrated circuit (hereinafter, simply referred to as chip).
  • [0003]
    According to one mode of the package described in the publication, a chip is mounted, by face down bonding, on a pad formed at an upper face of a module substrate via a solder ball. The pad and the solder ball are sealed by a seal member filled in a clearance between the module substrate and the chip.
  • [0004]
    One or more of electronic devices such as a decoupling condenser is mounted along with the chip at the upper face of the module substrate. Further, a cap for sealing the chip and the electronic devices are fixedly attached to the upper face of the module substrate via the seal member and the heat sink is fixedly attached to an upper face of the cap via an adhering agent. A clearance between an upper face (rear face) of the chip and a lower face of the cap is filled with a heat conductive member and heat generated at the chip is transmitted to the heat sink via the heat conductive member and the cap.
  • [0005]
    According to other mode of the package described in the publication, the heat sink is directly bonded to the upper face (rear face) of the chip via a both face pressure-sensitive heat-conductive adhering tape. According to the mode, a cap for sealing the chip and the electronic devices is eliminated and accordingly, heat of the chip is transmitted to the heat sink further efficiently.
  • SUMMARY OF THE INVENTION
  • [0006]
    According to a high-speed LSI in recent years, reduction of noise in driving thereof poses an important problem and as a countermeasure thereagainst, a small-sized large capacity chip condenser is mounted on a substrate mounted with a chip to thereby reduce noise in a middle frequency area.
  • [0007]
    In this case, it is requested that the condenser is arranged as proximate as possible to the chip to thereby shorten wirings connecting both. However, a heat generating amount of the chip formed with the high-speed LSI is large and accordingly, when the condenser is arranged at an extreme proximity of the chip, the condenser is exposed to an abrupt temperature change in operating the chip and a deterioration in connection reliability between the condenser and the substrate poses a problem.
  • [0008]
    Further, as in the package described in the publication, according to a package sealing the chip and the condenser mounted on the substrate by a cap, when a heat conductive member is filled between the chip and the cap in fabrication steps thereof, a large amount of the heat conductive member must be supplied with an object of absorbing dimensional tolerance of the cap and accordingly, when the condenser is arranged at the extreme proximity of the chip, the heat conductive member extruded from an end portion of the chip is brought into contact with the condenser.
  • [0009]
    As a result, the condenser is not only exposed to radiation heat from the chip but is exposed to intense heat conducted from the heat conductive member and the deterioration of the connection reliability in connecting to the substrate poses further serious problem. Further, when the heat conductive member comprises an electricity conductive material such as an Ag paste, there also poses a problem that the chip and the condenser or the condensers are shortcircuited via the heat conductive member.
  • [0010]
    It is an object of the invention to provide a technology for promoting connection reliability of a passive element mounted at a vicinity of a chip.
  • [0011]
    It is other object of the invention to provide a technology to ensure electric reliability of a passive element mounted at a vicinity of a chip.
  • [0012]
    The object and other object and a novel feature of the invention will become apparent from description and attached drawings of the specification.
  • [0013]
    A simple explanation will be given of an outline of representative aspects of the invention disclosed in the application as follows.
  • [0014]
    According to an aspect of the invention, there is provided a semiconductor device comprising a substrate having a wiring layer, a semiconductor chip mounted onto a main face of the substrate in face down bonding, a passive element mounted onto the main face of the substrate, a seal resin filled between a main face of the semiconductor chip and the main face of the substrate, a cap for sealing the semiconductor chip and the passive element, and a heat conductive member filled between the cap and the semiconductor chip, wherein the passive element is arranged in an area coated with the seal resin and at least a portion thereof is covered by the seal resin.
  • [0015]
    According to other aspect of the invention, there is provided a method of manufacturing a semiconductor device comprising following steps:
  • [0016]
    (a) a step of mounting a semiconductor chip onto a main face of a substrate having a wiring layer in face down bonding;
  • [0017]
    (b) a step of mounting a passive element to a vicinity of an area mounted with the semiconductor chip on the main face of the substrate;
  • [0018]
    (c) a step of filling a seal resin into a clearance between a main face of the semiconductor chip and the main face of the substrate and covering the passive element by the seal resin;
  • [0019]
    (d) a step of supplying a heat conductive member on an upper face of the semiconductor chip; and
  • [0020]
    (e) a step of fixedly attaching a cap for sealing the semiconductor chip and the passive element onto an upper face of the semiconductor chip via a heat conductive member.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0021]
    [0021]FIG. 1 is a plane view of a semiconductor device according to an embodiment of the invention;
  • [0022]
    [0022]FIG. 2 is a sectional view taken along a line II-II of FIG. 1;
  • [0023]
    [0023]FIG. 3 is a sectional view enlarging essential portions of FIG. 2;
  • [0024]
    [0024]FIG. 4 is a diagram showing a state of connecting a memory chip and chip condensers;
  • [0025]
    [0025]FIG. 5 is a sectional view showing a method of manufacturing a semiconductor device constituting the one embodiment of the invention;
  • [0026]
    [0026]FIG. 6 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0027]
    [0027]FIG. 7A is a plane view of a chip condenser;
  • [0028]
    [0028]FIG. 7B is a sectional view taken along a line A-A of FIG. 7A;
  • [0029]
    [0029]FIG. 8 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0030]
    [0030]FIG. 9 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0031]
    [0031]FIG. 10 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0032]
    [0032]FIG. 11 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0033]
    [0033]FIG. 12 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0034]
    [0034]FIG. 13 is a sectional view showing the method of manufacturing the semiconductor device constituting the one embodiment of the invention;
  • [0035]
    [0035]FIG. 14 is a plane view of a semiconductor apparatus according to other embodiment of the invention;
  • [0036]
    [0036]FIG. 15 is a plane view of a semiconductor apparatus according to other embodiment of the invention;
  • [0037]
    [0037]FIG. 16 is a plane view of a semiconductor apparatus according to other embodiment of the invention; and
  • [0038]
    [0038]FIG. 17 is a sectional view enlarging essential portions of a semiconductor apparatus constituting other embodiment of the invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0039]
    A detailed explanation will be given of embodiments of the invention in reference to the drawings as follows. Further, in all the drawings for explaining the embodiments, the same member is attached with the same notation and repetitive explanation thereof will be omitted.
  • Embodiment 1
  • [0040]
    [0040]FIG. 1 is a plane view of a semiconductor device according to the embodiment, FIG. 2 is a sectional view taken along a line II-II of FIG. 1 and FIG. 3 is a sectional view enlarging essential portions of FIG. 2.
  • [0041]
    The semiconductor device according to the embodiment is, for example, a package for mounting a memory chip 1 formed with a high-speed cash memory for a high-speed microprocessor (MPU: ultra small operation processing unit).
  • [0042]
    A package substrate 2 of the semiconductor device is constituted by ceramic and at inside thereof, there are formed a plurality of layers of wirings 3 constituting a wiring for signal, a power source wiring and a ground wiring. Further, a main face (upper face) and a lower face of the package substrate 2 are formed with pluralities of electrode pads 4 and 5 electrically connected to the wirings 3. The wiring 3 and the electrode pads 4 and 5 comprise W (tungsten) and surfaces of the electrode pads 4 and 5 are coated with a plating of Ni (nickel) and Au (gold).
  • [0043]
    A central portion of the main face of the package substrate 2 is mounted with the memory chip 1 in face down bonding by a flip chip bonding system. That is, the memory chip 1 is electrically connected to the electrode pads 4 at the main face of the package substrate 2 via a plurality of solder bumps (bump electrodes) 6 connected to a main face (lower face) of the memory chip 1.
  • [0044]
    A plurality of chip condensers 7 are mounted at vicinities of the memory chip 1. The chip condensers 7 are arranged along an outer periphery of the memory chip 1 and are electrically connected to the electrode pads 4 at the main face of the package substrate 2 via solder 8. As shown by FIG. 4, the chip condensers 7 are connected in parallel between the power source wiring and the ground wiring of the package substrate 2 and realizes high-speed operation by reducing noise caused in driving the memory chip 1.
  • [0045]
    The electrode pads 5 at the lower face of the package substrate 2 are connected with a plurality of solder bump 9 constituting outside connecting terminals of the semiconductor device (package). The solder bumps 9 comprise a solder material having a melting point lower than that of the solder bumps 6 connected to the main face of the memory chip 1. The semiconductor device is mounted to a mother board of a computer via the solder bumps 9.
  • [0046]
    A clearance between the main face (lower face) of the memory chip 1 and the main face of the package substrate 2, is filled with underfill resin (seal resin) 10 constituting a seal member for achieving protection of connecting portions for connecting the both and relaxation of thermal stress. The underfill resin 10 comprises, for example, an insulating material such as epoxy resin filled with silica.
  • [0047]
    An outer edge of the underfill resin 10 is extended to an outer side of the memory chip 1 and covers entire faces of the chip condensers 7 mounted to vicinities of the memory chip 1. Further, portions of the underfill resin 10 are filled also to clearances between lower faces of the chip condensers 7 and the main face of the package substrate 2. That is, the underfill resin 10 is filled in the clearances between the memory chip 1 and the respective lower faces of the condensers 7 and the main face of the package substrate 2.
  • [0048]
    The memory chip 1 and the chip condenser 7 mounted to the main face of the package substrate 2, are sealed by a cap 11 made of ceramic and covering a total of the main face of the package substrate 2. Leg portions 11 a of the cap 11 are fixedly attached to the main face of the package substrate 2 via an adhering agent 12.
  • [0049]
    A clearance between a lower face of the cap 11 and the upper face of the memory chip 1, is filled with a heat conductive member 13 for radiating heat generated in driving the memory chip 1 to outside via the cap 11. The heat conductive member 13 is constituted by an electricity conductive material having high heat conductivity such as Ag paste.
  • [0050]
    As described later, in a step of integrating the package, when the heat conductive member 13 is filled between the memory chip 1 and the cap 11, in order to absorb a dimensional tolerance of the cap 11 (dispersion in height of the leg portion 11 a), a large amount of the heat conductive member 13 is supplied. For that purpose, an outer edge of the heat conductive member 13 is extended to an outer side of the memory chip 1 and portions thereof reach upper faces of the chip condensers 7 mounted at vicinities of the memory chip 1.
  • [0051]
    However, according to the semiconductor device of the embodiment, the underfill resin 10 constituted by an insulating material is not only filled to the clearance between the memory chip 1 and the package substrate 2 but also covers entire faces of the chip condensers 7 and accordingly, there is no concern of shortcircuiting the chip condensers 7 and shortcircuiting the chip condensers 7 and the memory chip 1 via the electricity conductive heat conductive member 13 extruded to the outer side of the memory chip 1.
  • [0052]
    Further, according to the semiconductor device of the embodiment, the chip condensers 7 arranged at vicinities of the memory chip 1 are covered by the underfill resin 10 and accordingly, connection strength in connecting the chip condenser 7 and the package substrate 2 is high. Thereby, a deterioration in connection reliability in connecting the chip condenser 7 and the electrodes 4 is restrained and accordingly, connection life of the chip condensers 7 is promoted.
  • [0053]
    Next, an explanation will be given of a method of manufacturing the semiconductor device according to the embodiment constituted as described above in an order of steps in reference to FIG. 5 through FIG. 13.
  • [0054]
    In integrating the package, first, as shown by FIG. 5, the solder bumps 6 previously connected to the main face of the memory chip 1 are positioned on the electrode pads 4 at the main face of the package substrate 2 and thereafter, the solder bump 6 are made to reflow, thereby, the memory chip 1 is mounted to the central portion of the main face of the package substrate 2 by face down bonding. The solder bump 6 is constituted by a Pb—Sn alloy including, for example, 2 weight % of Sn (liquidus temperature: 320 C. through 325 C.).
  • [0055]
    Next, after removing flux residue by cleaning the main face of the package substrate 2, as shown by FIG. 6, the chip condensers 7 are mounted on the electrode pads 4 at vicinities of the memory chip 1. For example, as shown by FIGS. 7A and 7B, the chip condenser 7 is formed with electrodes 20 a and 20 b by plating at opposed two sides of a rectangle and at inside thereof, Ni electrodes 22 in thin pieces alternately overlap while sandwiching a high dielectric member 21 comprising barium titanate (BaTiO3) thereamong. In mounting the chip condenser 7, the solder 8 is previously formed on surfaces of the electrodes 20 a and 20 b by plating, preparatory solder is coated on surfaces of electrode pads 4 of the package substrate 2 by screen printing or the like, successively, the electrodes 20 a and 20 b are positioned on the electrode pads 4 and thereafter, the solder 8 is made to reflow. The solder 8 comprises, for example, an Sn—Ag alloy including 3 weight % of Ag (melting point: 221 C.). Further, an order of mounting the memory chip 1 and the chip condensers 7 on the package substrate 2 may be reverse to the above-described. Further, after positioning the memory chip 1 and the chip condensers 7 on the electrode pads 4, the solder bumps 6 and the solder 8 may be made to reflow simultaneously and summarizingly.
  • [0056]
    Next, after cleaning again the main face of the package substrate 2 to thereby remove flux residue, as shown by FIG. 8, the underfill resin 10 is supplied to the outer periphery of the memory chip 1. The underfill resin 10 is supplied by, for example, scanning a dispenser 30 along one side of the memory chip 1.
  • [0057]
    Next, in order to promote fluidity of the underfill resin 10, the package substrate 2 is heated to about 70 C. Thereby, as shown by FIG. 9, the underfill resin 10 is filled to the respective lower faces of the memory chip 1 and chip condensers 7 by the capillary phenomenon. Further, when the amount of supplying the underfill resin 10 is pertinent, the entire faces of the chip condensers 7 are covered by the underfill resin 10. Thereafter, the underfill resin 10 is cured by baking at about 150 C.
  • [0058]
    In this way, in filling the underfill resin 10 to the lower face of the memory chip 1, by simultaneously covering the entire faces of the chip condensers 7 by the underfill resin 10, the step can be simplified.
  • [0059]
    Covering of the chip condensers 7 may be carried out by using a covering material other than the underfill resin 10. That is, as shown by FIG. 10, there may be constituted a procedure in which the underfill resin (first seal resin) 10 is filled to the lower faces of the memory chip 1 and the chip condensers 7, successively, the chip condensers 7 are covered by separately prepared coating resin (second seal resin) 14 and thereafter, the underfill resin 10 and the coating resin 14 are simultaneously baked and cured. In this case, by integrating the underfill resin 10 and the coating resin 14, connection strength in connecting the chip condensers 7 and the package substrate 2 can be promoted. Further, a thickness of the resin for covering the chip condensers 7 can be thinned. Although resin having low viscosity is used for the underfill resin 10 since the resin is filled by utilizing the capillary phenomenon, the coating resin 14 is for forming extremely thin coating and there is used epoxy resin or silicone varnish having a content of silica filler lower than that of the underfill resin 10 and having a viscosity lower than that of the under fill resin 10.
  • [0060]
    Next, as shown in FIG. 11, the heat conductive member (Ag paste) 13 is supplied to the upper face of the memory chip 1 by using a dispenser, not illustrated. The heat conductive member 13 is supplied by an amount slightly larger than a necessary amount in order to absorb the dimensional tolerance of the cap 11 (dispersion of height of leg portion 11 a). Further, at this occasion, the adhering agent 12 is supplied to a peripheral portion of the main face of the package substrate 2.
  • [0061]
    Next, as shown by FIG. 12 and FIG. 13, by positioning the cap 11 on the package substrate 2 and heating and curing the heat conductive member 13 and the adhering agent 12, the cap 11 is fixedly attached onto the package substrate 2. At this occasion, although the outer edge of the heat conductive member 13 may reach the upper faces of the chip condensers 7, as described above, since the chip condensers 7 are covered by the underfill resin 10, the chip condensers 7 are not shortcircuited or the chip condensers 7 and the memory chip 1 are not shortcircuited by the heat conductive member 13.
  • [0062]
    Thereafter, after supplying solder balls (not illustrated) constituted by a Pb—Sn eutectic alloy having a low melting point to the surfaces of the electrode pads 5 at the lower face of the package substrate 2, the solder balls are made to reflow and the solder bumps 9 are formed on the surfaces of the electrode pads 5 thereby finishing the semiconductor device shown in FIG. 1 through FIG. 4.
  • [0063]
    Although according to the embodiment, an explanation has been given of the case in which only a single piece of the memory chip 1 is mounted on the package substrate 2, the embodiment is applicable also to a case of mounting two pieces or more of the memory chips 1. For example, FIG. 14 shows an example of mounting three pieces of the memory chips 1 on the package substrate 2 and FIG. 15 shows an example of mounting four pieces of the memory chips 1 thereon. Although in these cases, the chip condensers 7 are arranged at extreme vicinities of the memory chip 1 since the wirings 3 between the chip condensers 7 and the memory chip 1 are requested to be short, by covering the chip condensers 7 by the underfill resin 10, promotion of connection life and prevention of shortcircuit failure can be achieved.
  • Embodiment 2
  • [0064]
    Although in Embodiment 1, described above, an explanation has been given of the case in which the memory chip 1 and the chip condensers 7 are applied to the package sealed by the cap 11, the invention is also applicable to a package in which, for example, as shown by FIG. 16, heat radiating fins (heat sinks) 15 or a flat heat radiating plate is connected to the upper face of the memory chip 1 via a heat conductive member 16. Further, the invention is applicable also to a case in which the heat conductive member 16 comprises an insulating material having high heat conductivity such as BN (boron nitride) or alumina.
  • [0065]
    When the heat conductive member 16 comprises an insulating material, the problem of the shortcircuit failure is not caused, however, when the chip condensers 7 are arranged at vicinities of the memory chip 1, a deterioration in connection life caused by heat generation of the memory chip 1 poses a problem. Therefore, in this case, as shown by FIG. 17, by filling the underfill resin 10 below the chip condensers 7, the connection strength in connecting the chip condensers 7 and the electrodes 4 is promoted and the connection life of the chip condensers 7 is promoted.
  • [0066]
    Further, also in the case of the package according to the embodiment, when the heat conductive member 16 comprises an electricity conductive material, the heat conductive member 16 may be extruded to the outer side of the memory chip 1 by a dispersion in an amount of supplying the heat conductive member 16 and accordingly, the shortcircuit failure poses a problem. Therefore, also in this case, by covering the chip condensers 7 by the underfill resin 10, there can be prevented the failure of shortcircuiting the chip condensers 7 and shortcircuiting the chip condensers 7 and the memory chip 1 via the electricity-conductive heat conductive member 16 extruded to the outer side of the memory chip 1.
  • [0067]
    Although as described above, a specific explanation has been given of the invention which has been carried out by the inventors based on the above-described embodiments, the invention is not limited to the embodiments and can naturally be modified variously within a range not deviated from gist thereof.
  • [0068]
    Although according to the embodiments, an explanation has been given of the case in which the invention is applied to the package mounted with the high-speed memory chip, the invention is not limited thereto but is generally applicable widely to a package arranged with chip condensers at vicinities of a semiconductor chip formed with high-speed LSI having a large heat generating amount.
  • [0069]
    Further, the invention is not limited to the chip condenser but is applicable widely to a package arranged with a passive element such as a resistor element at a vicinity of a semiconductor chip having a large heat generating amount.
  • [0070]
    A simple explanation will be given of an effect achieved by representative aspects of the invention disclosed in the application as follows.
  • [0071]
    According to the invention, by covering a passive element arranged at a vicinity of a semiconductor chip by seal resin, the passive element is not directly exposed to high temperature of the semiconductor chip and accordingly, a deterioration in connection reliability of the passive element is restrained and connection life is promoted.
  • [0072]
    Further, when a heat conductive member filled between a semiconductor chip and a cap (or heat radiating plate) comprises an electricity conductive material, by covering the passive element by the seal resin, there can be prevented a failure of shortcircuiting the passive elements and shortcircuiting the passive elements and the semiconductor chip.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7109578 *Dec 1, 2004Sep 19, 2006Matsushita Electric Industrial Co., Ltd.Semiconductor device and electronic equipment using the same
US7411295 *Sep 24, 2004Aug 12, 2008Fujitsu LimitedCircuit board, device mounting structure, device mounting method, and electronic apparatus
US7834443Aug 5, 2008Nov 16, 2010Fujitsu LimitedSemiconductor device with molten metal preventing member
US8089146Jan 29, 2010Jan 3, 2012Fujitsu LimitedSemiconductor device and heat radiation member
US8338938 *Dec 25, 2012Chipmos Technologies Inc.Chip package device and manufacturing method thereof
US8564121 *Sep 23, 2011Oct 22, 2013Fujitsu Semiconductor LimitedSemiconductor device and manufacturing method of semiconductor device
US20050139988 *Dec 1, 2004Jun 30, 2005Kaoru IshidaSemiconductor device and electronic equipment using the same
US20050224971 *Sep 24, 2004Oct 13, 2005Fujitsu LimitedCircuit board, device mounting structure, device mounting method, and electronic apparatus
US20070200209 *Aug 9, 2006Aug 30, 2007Fujitsu LimitedSemiconductor device and heat radiation member
US20080296755 *Aug 5, 2008Dec 4, 2008Fujitsu LimitedSemiconductor device
US20100127364 *Jan 29, 2010May 27, 2010Fujitsu LimitedSemiconductor device and heat radiation member
US20110278714 *Nov 17, 2011Chipmos Technologies Inc.Chip package device and manufacturing method thereof
US20120153448 *Jun 21, 2012c/o FUJITSU SEMICONDUCTOR LIMITEDSemiconductor device and manufacturing method of semiconductor device
CN103035579A *Jun 12, 2012Apr 10, 2013台湾积体电路制造股份有限公司Wafer level chip scale package and method of manufacturing the same
Legal Events
DateCodeEventDescription
May 24, 2002ASAssignment
Owner name: HITACHI, LTD., JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDO, HIDEO;KIKUCHI, HIROSHI;YOSHIDA, IKUO;AND OTHERS;REEL/FRAME:012929/0034;SIGNING DATES FROM 20001227 TO 20010110
Feb 9, 2006FPAYFee payment
Year of fee payment: 4
Dec 19, 2009FPAYFee payment
Year of fee payment: 8
Mar 21, 2014REMIMaintenance fee reminder mailed
Aug 13, 2014LAPSLapse for failure to pay maintenance fees
Sep 30, 2014FPExpired due to failure to pay maintenance fee
Effective date: 20140813