Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010054731 A1
Publication typeApplication
Application numberUS 09/216,883
Publication dateDec 27, 2001
Filing dateDec 21, 1998
Priority dateFeb 26, 1998
Also published asUS6448132
Publication number09216883, 216883, US 2001/0054731 A1, US 2001/054731 A1, US 20010054731 A1, US 20010054731A1, US 2001054731 A1, US 2001054731A1, US-A1-20010054731, US-A1-2001054731, US2001/0054731A1, US2001/054731A1, US20010054731 A1, US20010054731A1, US2001054731 A1, US2001054731A1
InventorsMasashi Takahashi
Original AssigneeMasashi Takahashi
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device having a lower electrode aperture that is larger than the photolithography resolution of the capacitor pattern
US 20010054731 A1
Abstract
A capacitor with sufficient capacity can be prepared without increasing the step between the memory cell portion and surrounding area to the extent that photolithography becomes difficult. A silicon dioxide film 128, silicon nitride film 130, and resist layer 130 are layered on an underlying layer 118. Openings (capacitor pattern) 134 and 135, which are the size of the photolithography resolution limit, are formed in the resist film and silicon nitride film using photolithography. The silicon nitride film with the openings acts as a mask and a pocket 138 with an aperture area greater than the capacitor pattern is formed in the silicon dioxide film with isotropic etching. A conductive polysilicon film 140 is formed on the wall surface of this pocket; the thickness of the polysilicon film is controlled. This film is patterned and a storage electrode 120 is formed. After a capacitor insulating film 116 is established on the storage electrode, a cell plate electrode 124 is formed on the upper side thereof; the capacitor structure is thereby attained. Controlling the thickness of the polysilicon film makes it possible for the aperture area of the storage electrode to be made larger than the area of the capacitor pattern which is limited by the photolithography resolution limit.
Images(22)
Previous page
Next page
Claims(24)
What is claimed is:
1. A semiconductor device, which is provided a first electrode, second electrode, and a dielectric layer between the first and second electrodes, comprising:
said first electrode being formed as follows: an insulating film and resist film are formed on the principal surface of an underlying layer; a first opening is established as a capacitor pattern in the resist film using photolithography; said insulating film is etched with the etching mask being the resist film wherein this capacitor pattern is formed; a pocket is formed; and a conductive film is formed on the pocket wall surfaces and pocket floor surface of this pocket;
said first electrode being provided a floor portion parallel to said principal surface and a wall portion connected to the floor portion; and
the aperture area of said pocket being larger than the aperture area of said capacitor pattern, and the aperture area of the second opening, delimited by said wall portion, thereby becoming greater than the aperture area of said capacitor pattern.
2. The semiconductor device according to
claim 1
, wherein the aperture area of said second opening is greater than the aperture area of said capacitor pattern determined by said photolithography resolution limit.
3. The semiconductor device according to
claim 1
wherein the aperture area of said pocket is greater than the aperture area of said capacitor pattern throughout the entire region of said pocket perpendicular to said principal surface; and the aperture area of said second opening thereby becomes greater than the aperture area of said capacitor pattern throughout the entire region of said wall portion perpendicular to said principal surface.
4. The semiconductor device according to
claim 1
, wherein the aperture area of said pocket, upwards from an intermediate position in said pocket in the direction perpendicular to said principal surface, is greater than the aperture area of said capacitor pattern; the aperture area of the second opening, upwards from an intermediate position in said pocket in the direction perpendicular to said principal surface, thereby becomes greater than the aperture area of said capacitor pattern.
5. The semiconductor device according to
claim 4
, wherein the lower portion of said wall portion is placed at an angle to the principal surface of said underlying layer, so that the aperture area of said second opening, delimited by said lower portion of said wall portion, becomes greater as the distance upwards from the underlying layer increases.
6. The semiconductor device according to
claim 4
, wherein the upper portion of said wall portion is placed at an angle to the principal surface of said underlying layer, so that the aperture area of said second opening, delimited by said upper portion of said wall portion, becomes greater as the distance upwards from the underlying layer increases.
7. The semiconductor device according to
claim 1
, wherein portions of said dielectric layer and said second electrode are each established between the lower surface of said floor portion and said principal surface.
8. The semiconductor device according to
claim 3
, wherein portions of said dielectric layer and said second electrode are each established between the lower surface of said floor portion and said principal surface.
9. The semiconductor device according to
claim 1
, wherein said floor portion is circular and said wall portion is in the form of a cylinder rising perpendicularly from the periphery of the floor portion.
10. The semiconductor device according to
claim 1
, wherein said floor portion is circular and said wall portion is in the form of an umbrella which widens as it rises from the periphery of the floor portion.
11. The semiconductor device according to
claim 1
, wherein said floor portion is circular and said wall portion comprises an umbrella-shaped angled portion, which widens as it rises from the periphery of the floor portion, and a cylindrical perpendicular portion which is connected continuously to the angled portion.
12. The semiconductor device according to
claim 1
, wherein said floor portion is circular and said wall portion comprises a cylindrical perpendicular portion, rising perpendicularly from the periphery of the floor portion, and an umbrella-shaped angled portion, which is connected continuously and widens out from the perpendicular portion.
13. The semiconductor device according to
claim 1
, wherein the uppermost layer of said underlying layer is an interlayer insulating film and said first electrode is established in contact with the interlayer insulating film.
14. The semiconductor device according to
claim 1
, wherein said underlying layer comprises an interlayer insulating film as the uppermost layer thereof and a connective conductor passing through the interlayer insulating film; and said first electrode is established in contact with the interlayer insulating film and the connective conductor.
15. The semiconductor device according to
claim 1
, wherein the uppermost layer of the underlying layer is an interlayer insulating film and the portion of said second electrode below said floor portion is in contact with the interlayer insulating film.
16. The semiconductor device according to
claim 1
, wherein said underlying layer comprises an interlayer insulating film as the uppermost layer thereof and a connective conductor passing through the interlayer insulating film; and the portion of said second electrode below said floor portion is in contact with the interlayer insulating film.
17. A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;
forming a first opening, as a capacitor pattern, in said resist film using photolithography;
forming an initial pocket in said first insulating film by anisotropic etching of said second and first insulating films, in that order, with the mask being this resist film in which said capacitor pattern is formed, until the principal surface of said underlying layer is exposed;
forming a pocket, wider than said initial pocket, in the first insulating film by isotropic etching of the inner walls of said initial pocket, with said remaining second insulating film as a mask;
forming a conductive film on the wall surface and floor surface of said pocket;
patterning said conductive film and forming a first electrode; and
forming a dielectric layer and second electrode, in that order, on said first electrode.
18. A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;
forming a first opening, as a capacitor pattern, in said resist film using photolithography;
forming an initial pocket in said second insulating film by anisotropic etching of said second insulating film, with the mask being this resist film in which said capacitor pattern is formed, until the upper surface of said first insulating film is exposed;
forming a pocket, wider than said initial pocket, in the first insulating film by isotropic etching of the inner walls of said initial pocket, with said remaining second insulating film as a mask, until the principal surface of said underlying layer is exposed;
forming a conductive film on the wall surface and floor surface of said pocket;
patterning said conductive film and forming a first electrode; and
forming a dielectric layer and second electrode, in that order, on said first electrode.
19. A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;
forming a first opening, as a capacitor pattern, in said resist film using photolithography;
forming an initial pocket in the first insulating film by anisotropic etching of said second and first insulating films, in that order, with the mask being the resist film in which said capacitor pattern is formed, until partway through said first insulating film;
forming a pocket, wider than said initial pocket, in said first insulating film by isotropic etching of the inner walls of said initial pocket, with said remaining second insulating film as a mask, until the principal surface of said underlying layer is exposed;
forming a conductive film on the wall surface and floor surface of said pocket;
patterning said conductive film and forming a first electrode; and
forming a dielectric layer and second electrode, in that order, on said first electrode.
20. A method for manufacturing a semiconductor device, which is provided a capacitor comprising a first electrode, dielectric layer, and second electrode, comprises steps of:
forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;
forming a first opening, as a capacitor pattern, in said resist film using photolithography;
forming a standard initial pocket in said second insulating film by anisotropic etching of said second insulating film with the mask being the resist film in which said capacitor pattern is formed;
forming an initial pocket in said first insulating film by isotropic etching of said first insulating film, with the mask being said remaining second insulating film, until partway through said first insulating film;
forming a pocket, wider than said initial pocket, in said first insulating film by anisotropic etching of the inner walls of said initial pocket, with said remaining second insulating film as a mask, until the principal surface of said underlying layer is exposed;
forming a conductive film on the wall surface and floor surface of said pocket;
patterning said conductive film and forming a first electrode, and
forming a dielectric layer and second electrode, in that order, on said first electrode.
21. A method according to
claim 17
, which further comprises a step wherein a third insulating film is formed in advance as an interlayer insulating film in said underlying layer; and wherein a step for removing by etching the principal surface side of said underlying layer, until said interlayer insulating film is exposed, is included between the process for forming said first electrode and the process for forming said dielectric layer.
22. A method according to
claim 18
, which further comprises a step wherein a third insulating film is formed in advance as an interlayer insulating film in said underlying layer; and wherein a step for removing by etching the principal surface side of said underlying layer, until said interlayer insulating film is exposed, is included between the process for forming said first electrode and the process for forming said dielectric layer.
23. A method according to
claim 19
, which further comprises a step wherein a third insulating film is formed in advance as an interlayer insulating film in said underlying layer; and wherein a step for removing by etching the principal surface side of said underlying layer, until said interlayer insulating film is exposed, is included between the process for forming said first electrode and the process for forming said dielectric layer.
24. A method according to
claim 20
, which further comprises a step wherein a third insulating film is formed in advance as an interlayer insulating film in said underlying layer; and wherein a step for removing by etching the principal surface side of said underlying layer, until said interlayer insulating film is exposed, is included between the process for forming said first electrode and the process for forming said dielectric layer.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a semiconductor device, and more particularly to a cylindrical memory cell which is provided a capacitor, and the method for the manufacture thereof.

[0003] 2. Description of Related Art

[0004] The conventional method for manufacturing this type of semiconductor device will be explained with reference to FIGS. 21 and 22. FIGS. 21 and 22 are schematic cross sectional views of the principal portion of a semiconductor device for explaining the conventional manufacturing process, respectively.

[0005] An interlayer insulating film 10 is formed on an appropriate semiconductor substrate 50. A silicon nitride film 16 is formed on this interlayer insulating film 10. A cell contact hole 12 is formed to pass through the silicon nitride film 16 and interlayer insulating film 10; this cell contact hole 12 is filled with polysilicon to form a plug 14. An underlying layer 18 is composed of the silicon nitride film 16 and the interlayer insulating film 10, wherein the plug 14 is formed. A silicon dioxide film 28 is formed on the principal surface 18 a of the underlying layer 18. A resist film 32 is formed on the upper surface of the silicon dioxide film 28. Photolithography is used to pattern this resist film 32 and a round opening is created as the capacitor pattern 34 (FIG. 21(A)).

[0006] Next, the resist film 32 having formed therethrough the capacitor pattern 34, is used as a mask and anisotropic etching is used to form a circular pocket or groove 38 in the silicon dioxide film 28 (FIG. 21(B)) . After the removal of the resist film 32, a polysilicon film 40 is formed on the remaining silicon dioxide film 28 a (FIG. 21(C)) . To provide the prescribed conductivity, impurities are dispersed in this polysilicon film 40. In the pocket 38, a polysilicon film 40 is formed on the pocket wall surface and pocket floor surface. A silicon dioxide film 42 is further deposited on the polysilicon film 40 (FIG. 21(D)). Portions of the silicon dioxide film 42 outside of the pocket 38 are removed with a surface etch (or etching back) or with CMP (chemical mechanical polishing) Silicon dioxide film 42 a is thereby left within the pocket 38 while the surface of the polysilicon film 40 is exposed (FIG. 22(A))

[0007] The remaining silicon dioxide film 42 a is used as a mask and a surface etch of the polysilicon film 40 is performed. This etch removes the portion of the polysilicon film 40 which is layered on the upper surface of the silicon dioxide film 28 a. The polysilicon film 40 remains only on the pocket wall surface 38 b and pocket floor surface 38 a of the pocket 38. The remaining polysilicon film 40 becomes a storage electrode 20 (FIG. 22(B)). The silicon dioxide films 28 a and 42 a are then selectively removed by etching with hydrofluoric acid (HF), for example, with the silicon nitride film 16 acting as a stopper. Afterwards, a capacitor insulating film 22 is formed on the surface of the storage electrode 20. A polysilicon film wherein impurities are dispersed is formed on the surface of the capacitor insulating film 22 to thereby form a cell plate electrode 24 (FIG. 22(C)) . In this way, a cylindrical memory cell, wherein the inner diameter of the storage electrode is essentially the same as the capacitor pattern 34, is formed.

[0008] As memory cells have become smaller, capacitor patterns have becomes smaller, as have the capacitors formed thereby. Sufficient capacity cannot be attained with memory cells formed using the conventional method discussed above because the reduction in size has caused a reduction in capacitor area. To increase capacity, it is necessary to increase the height of the capacitor (height h shown in FIG. 22(C)). This results in a large step between the memory cell portion and the surrounding circuit portions and makes photolithography difficult. Manufacturing memory cells with a high yield therefore becomes difficult.

SUMMARY OF THE INVENTION

[0009] It is an object of the present invention to provide a semiconductor device which is provided a capacitor with sufficient capacity and having a small difference in the levels of the memory cell portion and the surrounding area.

[0010] It is another object of the present invention to provide a method for manufacturing semiconductor devices, with which it is possible to form capacitors with sufficient capacity and without increasing the step between the memory cell portion and the surrounding area to a degree that makes photolithography difficult.

[0011] According to a first principal aspect of the present invention, there is provided a semiconductor device having the following constitution and which is provided a capacitor comprising first and second electrodes and a dielectric layer therebetween. The first electrode is formed as follows: an insulating film and resist film are formed on the principal surface of the underlying layer; photolithography is used to form a capacitor pattern in this resist film; the insulating film is etched with the mask being the resist film wherein this capacitor pattern is formed; a pocket is formed; and a conductive film is formed on the pocket wall surface and pocket floor surface of this pocket. This capacitor pattern is the first opening. The aperture area of this pocket is larger than the aperture area of the capacitor pattern. The aperture area of the second opening, delimited by the wall portion of the first electrode attained when a conductive film is formed on the pocket side walls, thereby becomes greater than the aperture area of the first opening.

[0012] Consequently, the aperture area of the pocket, wherein the conductive layer forming the first electrode is formed, is greater than the area of the capacitor pattern determined by the resolution of photolithography. The second opening of the first electrode is formed as a circle concentric to the first opening. The aperture area of the second opening is greater than the aperture area of the first opening.

[0013] In embodiments of the present invention, the aperture area of the second opening is preferably greater than the aperture area of the opening determined by the resolution limit of photolithography discussed above.

[0014] According to a second principal aspect of the present invention, there is provided a semiconductor device having the following constitution. In this semiconductor device, the aperture area of the pocket, at an intermediate vertical position located between the principal surface of the underlying layer and the upper surface of the insulating film, is greater than the aperture area of the capacitor pattern (first opening) . The aperture area of the second opening, delimited by the middle of the wall portion of the first electrode attained when a conductive film is formed on the pocket side wall, thereby becomes greater than the aperture area of the first opening.

[0015] Consequently, at an intermediate position, at least, of the pocket wherein a conductive film to become the first electrode is layered, the aperture area s greater than the area of the capacitor pattern determined by the photolithography resolution. The aperture area of the second opening of the first electrode can thereby be made greater than the aperture area of the first opening.

[0016] In embodiments of the present invention, the lower portion may be at an angle to the principal surface so that the aperture area of the second opening increases as the distance upwards from the underlying layer increases.

[0017] With such a constitution, the aperture area of the pocket, wherein the conductive film to become the first electrode is layered, becomes greater than the area of the capacitor pattern determined by the photolithography resolution.

[0018] In the preferred embodiments of the present invention, the lower portion may be at an angle to the principal surface so that the aperture area of the second opening, delimited by the lower portion of the wall portion, increases as the distance upwards from the underlying layer increases.

[0019] Also, in the preferred embodiments of the present invention, the upper portion may be at an angle to the principal surface so that the aperture area of the second opening, delimited by the upper portion of the wall portion, increases as the distance upwards from the underlying layer increases.

[0020] Also, in the preferred embodiments of the present invention, part of the dielectric layer may be formed between the principal surface and the lower surface of the floor portion of the first electrode, attained by depositing a conductive film on the floor portion of the pocket.

[0021] This constitution allows the capacitor area to be further increased.

[0022] It is a third principal aspect of the present invention to provide a method for manufacturing the semiconductor device discussed above.

[0023] This method comprises the following steps of:

[0024] forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;

[0025] forming a first opening, as a capacitor pattern, in the resist film using photolithography;

[0026] forming an initial pocket in the first insulating film by patterning the second and first insulating films, in that order, with this resist film as a mask, and using anisotropic etching until the principal surface of the underlying layer is exposed;

[0027] cutting back the wall surface of the initial pocket and forming a pocket in the first insulating film by patterning the remaining first insulating film using isotropic etching, with the remaining second insulating film as a mask;

[0028] forming a conductive film on the wall surface and floor surface of the pocket;

[0029] patterning the conductive film and forming a first electrode; and

[0030] forming a dielectric layer and second electrode, in that order, on the first electrode.

[0031] The resolution of the exposure source used in photolithography is determined by the wavelength of the light used. G-line steppers, I-line steppers, and KrF steppers have progressively higher resolutions. Smaller patterns can be formed by using super resolving technology with improved masks, resists, and numerical aperture. Generally, each generation of technology has its resolution limit in pattern formation for efficient mass production. For example, a usual I-line stepper, which is used in mass production and can form the finest patterns at this time, can reliably form 0.35 μm patterns and cannot form patterns smaller than that. In this case, if a cell is 1 μm on a side (projection), a 0.65 μm-sized pattern is the greatest that can be formed. In this way, the photolithography resolution limit determines the size of the patterns which can be formed.

[0032] However, with the present invention, it is possible to form patterns of 0.75 μm by using isotropic etching. It is therefore possible to form patterns with large areas. In other words, an exposure source having 0.35 μm resolution can be used to form patterns with the same size as those formed with an exposure source having 0.25 μm resolution.

[0033] Consequently, the aperture area of the pocket, wherein is layered the conductive film to become the first electrode, can be formed to a size greater than the aperture area of the capacitor pattern determined by the resolution of photolithography. It is therefore possible to produce a capacitor with sufficient capacity, without the step between the memory cell portion and the surrounding portions becoming so large as to impede photolithography.

[0034] It is a fourth principal aspect of the present invention to provide a method for manufacturing the semiconductor device discussed above. This method comprises the following steps of:

[0035] forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;

[0036] forming a first opening, as a capacitor pattern, in the resist film using photolithography;

[0037] forming an initial pocket in the second insulating film by patterning the second insulating film with this resist film as a mask and using anisotropic etching, until the upper surface of the first insulating film is exposed;

[0038] forming a pocket in the first insulating film by patterning the first insulating film using isotropic etching, with the second insulating film wherein the initial pocket is formed as a mask, until the principal surface of the underlying layer is exposed;

[0039] forming a conductive film on the wall surface and floor surface of the pocket;

[0040] patterning the conductive film and forming a first electrode; and

[0041] forming a dielectric layer and second electrode, in that order, on the first electrode.

[0042] This type of manufacturing can form a pocket in the first insulating film wherein the pocket wall surface is angled in relation to the principal surface. Consequently, the upper edge of the first electrode can be formed so that the second opening, at an intermediate position, has an aperture area larger than the aperture area of the first opening, which is determined by the photolithography resolution.

[0043] It is a fifth principal aspect of the present invention to provide a method for manufacturing the semiconductor device discussed above. This method comprises the following steps of:

[0044] forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;

[0045] forming a first opening, as a capacitor pattern, in the resist film using photolithography, forming an initial pocket in the first insulating film by patterning the second and first insulating films, in that order, with this resist film as a mask and using anisotropic etching until partway through the first insulating film;

[0046] forming a pocket in the first insulating film by patterning the first insulating film, wherein the initial pocket is formed, using isotropic etching, with the remaining second insulating film as a mask, until the principal surface of the underlying layer is exposed;

[0047] forming a conductive film on the wall surface and floor surface of the pocket;

[0048] patterning the conductive film and forming a first electrode; and

[0049] forming a dielectric layer and second electrode, in that order, on the first electrode.

[0050] With this type of manufacturing, the wall surface of the pocket, in the lower portion of the pocket, is angled in relation to the principal surface. Consequently, the upper portion of the first electrode can be formed so that the second opening, at the lower portion of the first electrode, has an aperture area larger than the aperture area of the first opening which is determined by the photolithography resolution.

[0051] It is a sixth principal aspect of the present invention to comprise the following processes. This method comprises the following steps of:

[0052] forming a first insulating film, a second insulating film, and a resist film, in that order, on the principal surface of an underlying layer;

[0053] forming a first opening, as a capacitor pattern, in the resist film using photolithography;

[0054] forming a standard initial pocket in the second insulating film by patterning the second insulating film with this resist film as a mask and using anisotropic etching;

[0055] forming an initial pocket in the first insulating film by patterning the first insulating film using isotropic etching, with the second insulating film wherein the standard initial pocket is formed as a mask, until partway through the first insulating film;

[0056] forming a pocket in the first insulating film by patterning the first insulating film, wherein the initial pocket is formed, using anisotropic etching, with the remaining second insulating film as a mask, until the principal surface of the underlying layer is exposed;

[0057] forming a conductive film on the wall surface and floor surface of the pocket;

[0058] patterning the conductive film and forming a first electrode; and

[0059] forming a dielectric layer and second electrode, in that order, on the first electrode.

[0060] With this type of manufacturing, the wall surface of the pocket, in the upper portion of the pocket, is angled in relation to the principal surface. Consequently, the aperture area of the second opening, at the upper portion of the first electrode, can be formed to a size larger than the aperture area of the first opening, which is determined by the photolithography resolution.

[0061] The embodiments of the present invention preferably include a process to form the underlying layer, wherein a preliminary underlying layer including a third insulating film as an intermediate insulating layer is formed in advance; and between the steps of forming the first electrode and the steps of forming the dielectric layer, the principal surface side of this preliminary underlying layer is etched until the intermediate insulating layer is exposed.

[0062] In the case of forming a capacitor using the first opening, having the same area as before, as the capacitor pattern and following any of the methods discussed above, the capacitor area can thereby be made greater than the conventional capacitor area in any of these cases.

BRIEF DESCRIPTION OF THE DRAWINGS

[0063] The forgoing and other objects, features and advantages of the present invention will be better understood from the following description taken in connection with accompanying drawings, in which:

[0064]FIG. 1 is a drawing to explain the first embodiment of the semiconductor device relating to the present invention; FIG. 1(A) is a schematic cross sectional view showing the principal elements of this semiconductor device and FIG. 1(B) is a drawing to explain the characteristics of this semiconductor device;

[0065]FIG. 2 (including FIG. 2(A) through FIG. 2(D)) is a process diagram to explain the method for manufacturing the first embodiment of the semiconductor device relating to the present invention;

[0066]FIG. 3 (including FIG. 3(A) through FIG. 3(C)) is a continuation of FIG. 2;

[0067]FIG. 4 is a drawing to explain the second embodiment of the semiconductor device relating to the present invention; FIG. 4(A) is a schematic cross sectional view showing the principal elements of this semiconductor device and FIG. 4(B) is a drawing to explain the characteristics of this semiconductor device;

[0068]FIG. 5 (including FIG. 5(A) through FIG. 5(D)) is a process diagram to explain the method for manufacturing the second embodiment of the semiconductor device relating to the present invention;

[0069]FIG. 6 (including FIG. 6(A) through FIG. 6(C)) is a continuation of FIG. 5;

[0070]FIG. 7 is a drawing to explain the third embodiment of the semiconductor device relating to the present invention; FIG. 7(A) is a schematic cross sectional view showing the principal elements of this semiconductor device and FIG. 7(B) is a drawing to explain the characteristics of this semiconductor device;

[0071]FIG. 8 (including FIG. 8(A) through FIG. 8(D)) is a process diagram to explain the method for manufacturing the third embodiment of the semiconductor device relating to the present invention;

[0072]FIG. 9 (including FIG. 9(A) through FIG. 9(C)) is a continuation of FIG. 8;

[0073]FIG. 10 is a drawing to explain the fourth embodiment of the semiconductor device relating to the present invention; FIG. 10(A) is a schematic cross sectional view showing the principal elements of this semiconductor device and FIG. 10(B) is a drawing to explain the characteristics of this semiconductor device;

[0074]FIG. 11 (including FIG. 11(A) through FIG. 11(D)) is a process diagram to explain the method for manufacturing the fourth embodiment of the semiconductor device relating to the present invention;

[0075]FIG. 12 (including FIG. 12(A) through FIG. 12(C)) is a continuation of FIG. 11;

[0076]FIG. 13 is a drawing to explain the fifth embodiment of the semiconductor device relating to the present invention and is a schematic cross sectional view showing the principal elements of this semiconductor device;

[0077]FIG. 14 (including FIG. 14(A) through FIG. 14(E)) is a process diagram to explain the method for manufacturing the fifth embodiment of the semiconductor device relating to the present invention;

[0078]FIG. 15 is a drawing to explain the sixth embodiment of the semiconductor device relating to the present invention and is a schematic cross sectional view showing the principal elements of this semiconductor device;

[0079]FIG. 16 (including FIG. 16(A) through FIG. 16(E)) is a process diagram to explain the method for manufacturing the sixth embodiment of the semiconductor device relating to the present invention;

[0080]FIG. 17 is a drawing to explain the seventh embodiment of the semiconductor device relating to the present invention and is a schematic cross sectional view showing the principal elements of this semiconductor device;

[0081]FIG. 18 (including FIG. 18(A) through FIG. 18(E)) is a process diagram to explain the method for manufacturing the seventh embodiment of the semiconductor device relating to the present invention;

[0082]FIG. 19 is a drawing to explain the eighth embodiment of the semiconductor device relating to the present invention and is a schematic cross sectional view showing the principal elements of this semiconductor device;

[0083]FIG. 20 (including FIG. 20(A) through FIG. 20(E)) is a process diagram to explain the method for manufacturing the eighth embodiment of the semiconductor device relating to the present invention;

[0084]FIG. 21 (including FIG. 21(A) through FIG. 21(D)) is a process diagram to explain the method for manufacturing a conventional semiconductor device; and

[0085]FIG. 22 (including FIG. 21(A) through FIG. 21(C)) is a conventional process diagram which is a continuation of FIG. 21.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0086] The embodiments of the present invention will be explained blow with reference to the drawings. Moreover, the drawings schematically show only constitution, size, and arrangements of constitutional elements of the present invention to such an extent that the present invention can be understood. The numerical values and materials noted below are merely examples. Consequently, the present invention is not limited to these embodiments.

[0087] In the drawings shown below, with crosshatching or the like indicating cross sections are partially omitted. Each drawing shows only the principal elements of the semiconductor device relating to the present invention, specifically the principal elements of the memory cell.

[0088] First Embodiment

[0089] The constitution of the semiconductor device in the first embodiment will be explained with reference to FIG. 1(A) . FIG. 1(A) is a cross sectional view showing the constitution of the semiconductor device relating to the first embodiment. FIG. 1(B) is a figure for explaining the sizes of the openings.

[0090] The semiconductor device in the present embodiment is provided an interlayer insulating film 110 formed of silicon dioxide, for example, on an appropriate semiconductor substrate 150. This semiconductor substrate 150 is roughly shown in the figure, but a desired constitutional element is prepared. A 10-30 nm (nanometer) thick silicon nitride film 116 is grown on the upper surface of the interlayer insulating film 110. A cell contact hole 112 is formed in the interlayer insulating film 110 and silicon nitride film 116; the cell contact hole 112 passes therethrough to the upper surface of the semiconductor substrate 150. A plug 114 is formed by filling the cell contact hole 112 with polysilicon, wherein prescribed impurities are dispersed. The plug 114 is a connective conductor and is means for connecting the substrate 150 with the conductive layer or for connecting something other than the substrate 150 with the conductive layer. In the present embodiment, an underlying layer 118 comprises the silicon nitride film 116, the plug 114, and the interlayer insulating film 110, with the structure explained above. A capacitor structure is formed on the principal surface 118 a of this underlying layer 118.

[0091] The capacitor structure is a layered structure comprising a first electrode (also referred to as a storage electrode or lower electrode) 120, a dielectric layer, specifically a capacitor insulating film 122, and a second electrode 124 (also referred to as a cell plate electrode or upper electrode) . The first electrode 120 has a cup-shaped form essentially a U-shaped cross section. The lower surface of the disk-shaped floor portion 120 b is in contact with the principal surface of the underlying layer and the surface of the plug 114. The wall portion 120 a is essentially perpendicular to the principal surface 118 a. The wall portion 120 a is cylindrical in form and the lower end thereof is in contact with the edge portion of the horizontal floor portion 120 b. A capacitor insulating film 122 is formed on the surface of the first electrode 120. Furthermore, the second electrode 124 is formed on the capacitor insulating film 122.

[0092] Consequently, the capacitor area is dependent on the aperture area of the opening 126, delimited by the wall portion 120 a of the first electrode 120. This opening 126 is referred to as the second opening. As clear from the explanation of the manufacturing method discussed below, a pocket is formed in the lower insulating layer using the first opening (capacitor pattern) formed in the resist film. The first electrode (storage electrode) is formed in this pocket. In the semiconductor device of the present embodiment, the aperture area of the pocket is greater than the aperture area of the first opening and essentially similar in form to the first opening, specifically the capacitor pattern. The aperture area of the second opening 126 therefore becomes greater than the aperture area of the first opening. In other words, as shown in FIG. 1(B), the diameter Dr of the first opening 134 in the resist layer 132 is less than the diameter De1 of the second opening 126 in the first electrode 120. Normally, the size of the capacitor pattern is determined by the photolithography resolution limit and, therefore the size of the opening of this pocket is also limited by the resolution limit. However, with the manufacturing method explained next, the aperture area of the pocket for forming the first electrode can be made with a size greater than the resolution limit of the resist film.

[0093] Next, the method for manufacturing the semiconductor device in the first embodiment is explained with reference to FIGS. 2 and 3.

[0094] An interlayer insulating film 110 is formed of silicon dioxide, for example, on an appropriate semiconductor substrate 150. A 10-30 nm thick silicon nitride film 116 is formed on the upper surface of this interlayer insulating film 110 using CVD (chemical vapor deposition). Next, a cell contact hole 112 is formed in the interlayer insulating film 110 and silicon nitride film 116; the cell contact hole 112 passes through these to the upper surface of the semiconductor substrate 150. A plug (connective conductor) 114 is formed by filling the cell contact hole 112 with polysilicon in which prescribed impurities are dispersed. The underlying layer 118 is formed in this way.

[0095] Next, an insulating film is formed on the principal surface 118 a of the underlying layer 118 discussed above. In other words, a silicon dioxide film 128 is the first insulating film, a silicon nitride film 130 as the second insulating film, and resist film 132 are formed in that order. The silicon dioxide film 128 is 300-800 nm thick. The silicon dioxide film 128 and silicon nitride film 130 are formed using CVD. A first opening, specifically a capacitor pattern 134, is formed in the resist film 132 using photolithography (FIG. 2(A)). Specifically, a circular opening pattern 134 is formed in the resist film 132. Moreover, the silicon dioxide film 128 is an insulating film used to form the first electrode, as discussed below.

[0096] The resist film 132, wherein the capacitor pattern 134 is formed, is used as the etching mask. The silicon nitride film 130 and silicon dioxide film 128 are patterned, in that order, with anisotropic etching until the principal surface 118 a of the underlying layer 118 is exposed. This anisotropic etching may be carried out with RIE (reactive ion etching), for example. In this process, an initial pocket or groove 136, in the shape of a cylindrical hole, is formed in the silicon dioxide film 128 (FIG. 2(B)). The opening of this initial pocket 136 has the same form and aperture area as the normal opening, specifically the resist pattern 134. The opening formed in the silicon nitride film 130 has essentially the same aperture area and form as the resist pattern 134; therefore, this is referred to as the second capacitor pattern 135. This second capacitor pattern 135 is a transfer pattern of the capacitor pattern 134.

[0097] Next, after the removal of the resist film 132, the remaining silicon nitride films 130 a and 116 act as an etching mask and the remaining silicon dioxide film 128 a is patterned with isotropic etching. This isotropic etching may be carried out with wet etching using hydrofluoric acid (HF), for example. When the hydrofluoric acid is used, the silicon dioxide film 128 a can be selectively processed. As a result of isotropic etching, the pocket walls of the initial pocket 136 are cut away and a pocket 138 is formed in the silicon dioxide film 128 a (FIG. 2(C)) . This pocket 138 has an opening which is wider in a horizontal direction than the second capacitor pattern 135. The opening of the initial pocket 136 is wider by the length r shown in FIG. 2(C). The opening of the pocket 138 formed is wider than the initial pocket (corresponds to normal opening) 136. Consequently, the aperture area of this pocket 138 is greater than the area of the capacitor pattern 134. In this way, a pocket pattern can be formed with a size greater than the photolithography resolution limit.

[0098] After the removal of the silicon nitride film 130 a and the exposed silicon nitride film 116, a polysilicon film 140 is formed as a conductive film on the floor surface 138 a and wall surface 138 b of the pocket 138 (FIG. 2(D)). Moreover, the floor surface 138 b of the pocket is essentially a flat surface. Prescribed impurities, to provide conductivity, are dispersed in the polysilicon film 140, which becomes the storage electrode. The polysilicon film 140 is 50-100 nm thick. This polysilicon film 140 is formed using CVD. Morecver, the thickness of the polysilicon film 140 is established so that the diameter De1 of the second opening explained in FIG. 1(B) becomes greater than the diameter Dr of the capacitor pattern (first opening) 134.

[0099] Next, the silicon dioxide film 142 is formed on the polysilicon film 140 (FIG. 2(D)). The silicon dioxide film 142 is formed to a thickness of 300-600 nm using CVD.

[0100] A surface etch of the silicon dioxide film 142 formed is then carried out. With this etch, the upper portion of the silicon dioxide film 142 is removed and part of the surface of the polysilicon film 140 is exposed. As a result, the silicon dioxide film 142 a remains within the pocket 138 (FIG. 3(A)) . The removal of the silicon dioxide film 142 may also be effected with CMP.

[0101] A surface etch of the polysilicon film 140 is performed with the remaining silicon dioxide film 142 a as an etching mask. This etch removes part of the polysilicon film 140 which has accumulated on the upper surface of the silicon dioxide film 128 a. The polysilicon film 140 remains only on the floor surface 138 b and wall surface 138 a of the pocket 138. The remaining polysilicon film becomes the storage electrode 120 (FIG. 3(B)).

[0102] Next, the silicon nitride film 116 acts as a stopper and the silicon dioxide films 128 a and 142 a are selectively removed with hydrofluoric acid, for example. Then, a capacitor insulating film 122 is formed on the surface of the storage electrode 120. Furthermore, a polysilicon film, wherein impurities are dispersed, is grown on the surface of the capacitor insulating film 122 and the second electrode, or cell plate electrode 124, is formed (FIG. 3(C)). In this way, a cylindrical memory cell is formed.

[0103] Consequently, with the method for manufacturing the semiconductor device of the present embodiment, the openings of the pockets 138 have the came form and area, regardless of the position of the pocket. The aperture area of the second opening 126 is made greater than the aperture area of the capacitor pattern 134. By regulating the thickness of the polysilicon film formed on this pocket 138, the aperture area of the second opening 126, delimited by the wall portion 120 a of the storage electrode 120 attained on the pocket wall surface 138 a, can be made greater than the aperture area of the first opening 134. (FIG. 1(B)) As explained above, with the present embodiment, it becomes possible to form a pattern of a size exceeding the photolithography resolution limit by using isotropic etching. In other words, the area of the opening of the pocket 138, whereon the polysilicon film 140 to become the storage electrode 120 is accumulated, can be made larger than the area of the capacitor pattern determined by the photolithography resolution. As a result, a capacitor with sufficient capacity is attained without the step between the memory cell portion and the surrounding area becoming large enough to impede photolithography. The possibility of preparing memory cells with a high yield can therefore be anticipated.

[0104] Second Embodiment

[0105] The constitution of the semiconductor device in the second embodiment will be explained with reference to FIG. 4. FIG. 4(A) is a cross sectional view showing the constitution of the semiconductor device relating to the second embodiment. FIG. 4(B) is a figure for explaining the sizes of the openings. In the second embodiment, the explanation mainly covers the processes and constitution which are different from the first embodiment and redundant explanations are not included.

[0106] In the semiconductor device of the present embodiment, the wall portion 220 a of the first electrode (also referred to as the storage electrode or lower electrode) 220 is at an angle to the principal surface 118 a of the underlying layer 118, as shown in FIG. 4(A). The wall portion 220 a is formed in the shape of an umbrella and widens at the end, so that the aperture area of the second opening 227 delimited by the wall portions 220 a becomes greater as the distance upwards from the underlying layer 118 increases. In other words, the storage electrode 220 is provided a flat floor portion 220 b and an angled wall portion 220 a which rises and opens outward from this floor portion. The opening 226 delimited by the upper edge of the storage electrode 220 is designated as a third opening. At an intermediate position on the angled wall portion 220 a, the second opening has a diameter less than that of the third opening, but both diameters are equal at the upper edge.

[0107] The method for manufacturing the semiconductor device of this second embodiment will be explained with reference to FIGS. 5 and 6.

[0108] As explained with reference to FIG. 2(A), the underlying layer 118, first insulating film 128, second insulating film 130, and resist film 132, wherein a capacitor pattern 134 is established as the first opening, are formed in that order. The capacitor pattern 134 is formed in this resist film 132 using photolithography. In other words, a round opening pattern 134 is formed in the resist film 132 (FIG. 5(A)).

[0109] With the resist film 132, in which the capacitor pattern 134 is formed, as the etching mask, the silicon nitride film 130 is patterned using anisotropic etching until the upper surface of the silicon dioxide film 128 is exposed. In this way, an opening is formed as a second capacitor pattern in the silicon nitride film 130. This anisotropic etching may be carried out using an RIE method, for example. In this process, this opening is an initial pocket 236 in the shape of a cylindrical hole (FIG. 5(B)) . This initial pocket 236 has an opening with the same area and form as the capacitor pattern 134 and consequently is a transfer pattern of the capacitor pattern 134.

[0110] Next, after the removal of the resist film 132, the silicon dioxide film (first insulating film) 128 is patterned with isotropic etching, with the etching mask being the second insulating film in which this initial pocket 236 is formed, specifically the remaining silicon nitride film 130 a and silicon nitride film 116. This etching is carried out until the principal surface 118 a of the underlying layer is exposed. This isotropic etching is carried out using a wet etching method using hydrofluoric acid, for example. The silicon dioxide film 128 can be selectively patterned when hydrofluoric acid is used. A pocket 238 is formed in the silicon dioxide film as a result of this isotropic etching (FIG. 5(C)) . In the figure, the remaining silicon dioxide film is labeled 228 a. Because the pocket 238 is formed using isotropic etching, the amount of material cut away from the upper portion of the pocket 238 is greater than that cut away from the lower portion; the opening is thereby widened. In other words, this pocket 238 is a hole in the shape of a truncated cone. The opening of the pocket 238 becomes wider in a horizontal direction than the opening of the initial pocket 236 by the length r shown in FIG. 5(C). The opening of the pocket 238 formed is wider than the initial pocket 236, and consequently the aperture area of this pocket 238 is greater than the aperture area of the capacitor pattern 134. In other words, a pocket pattern of a size greater than the photolithography resolution limit can be formed.

[0111] Following the removal of the remaining silicon nitride films 130 a and 116, a polysilicon film 240 is formed on the wall surface 238 a and floor surface 238 b of the pocket 238 (FIG. 5(D). In order to provide conductivity, desired impurities are dispersed within the polysilicon film 240, which becomes the storage electrode. Also, a silicon dioxide film 242 is formed on the polysilicon film 240 in order for the patterning of the polysilicon film 240 and formation of the storage electrode (FIG. 5(D)).

[0112] Next, a surface etch of the silicon dioxide film 242 formed is carried out. The upper portion of the silicon dioxide film 242 is removed by this etch and part of the surface of the polysilicon film 240 is exposed. As a result, the silicon dioxide film 242 a remains inside the pocket 238 (FIG. 6(A)).

[0113] Next, a surface etch of the polysilicon film 240 is performed with the remaining silicon dioxide film 242 a as the etching mask. The polysilicon film 240 is patterned with this etching. In other words, part of the polysilicon film 240, which is accumulated on the upper surface of the remaining silicon dioxide film 228 a, is removed. The polysilicon film 240 remains only on the wall portion 238 a and floor portion 238 b of the pocket 238, This remaining polysilicon film becomes the storage electrode 220 (FIG. 6(B)).

[0114] Next, with the silicon nitride film 116 around the storage electrode as a stopper, the remaining silicon dioxide films 228 a and 242 a are selectively removed with hydrofluoric acid, for example. The capacitor insulating film 222 is formed on the surface of the storage electrode 220. Further, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 222 and the cell plate electrode 224 is formed (FIG. 6(C)). A cylindrical memory cell is formed in this way.

[0115] Consequently, with the method for manufacturing the semiconductor device of this second embodiment, the area of the opening of the pocket 238, at an intermediate position on the wall surface between the principal surface 118 a of the underlying layer 118 and the upper surface of the silicon dioxide film 228 a, is made greater than the aperture area of the capacitor pattern 134. As a result of regulating the thickness of the polysilicon film formed in the pocket 238, the aperture area of the second opening 227 delimited by an intermediate position on the wall portion 220 a of the storage electrode 220 is made greater than the aperture area of the first opening 134 (FIG. 4(A) and (B)). In order to realize the constitution discussed above, the wall portion 220 a is angled with respect to the principal surface 118 a so that the aperture area of the second opening 227 becomes greater as the distance upwards from the underlying layer 118 increases (FIG. 4(A) and (B)). In other words, as shown in FIG. 4(B), the diameter De22 of the third opening 226, delimited by the upper edge within the angled wall portion 220 a of the first electrode 220, or the diameter De21 of the second opening 227, delimited by an intermediate position of this wall portion 220, is greater than the diameter Dr of the first opening 134.

[0116] The same type of effects as with the first embodiment discussed above are attained with the second embodiment. Additionally, the angling of the wall portion 220 a can increase capacitor area, as well as further reduce the step between the memory cell portion and the surrounding area.

[0117] Third Embodiment

[0118] The constitution of the semiconductor device in the third embodiment will be explained with reference to FIG. 7(A) and (B). FIG. 7(A) is a cross sectional view showing the constitution of the semiconductor device relating to the third embodiment. FIG. 7(B) is a figure for explaining the sizes of the openings. In the third embodiment, the explanation mainly covers the processes and constitution which are different from the first embodiment and redundant explanations are not included.

[0119] In the semiconductor device of the third embodiment, the wall portion 320 a of the storage electrode 320, which is the first electrode, comprises a lower portion 320 a 1 and an upper portion 320 a 2, as shown in FIG. 7(A) . The lower portion 320 a 1 is put at an angle to the principal surface 118 a of the underlying layer 118. This lower portion 320 a 1 is formed in the shape of an umbrella and widens at the end, so that the area of the third opening 327 formed thereby becomes greater as the distance upwards from the underlying layer 118 increases. In this example, this lower portion 320 a 1 is called the angled portion. The upper portion 320 a 2, connected to the upper end of this lower portion 320 a 1, is established perpendicular to the principal surface 118 a so as to form a normal cylinder. In this example, the upper portion 320 a 2 is called the perpendicular portion.

[0120] The method for manufacturing the semiconductor device of the third embodiment will be explained with reference to FIGS. 8 and 9.

[0121] As explained with reference to FIG. 2, the underlying layer 118, first insulating film 128, second insulating film 130, and resist film 132, wherein a capacitor pattern 134 is established as the first opening, are formed in that order (FIG. 8(A)).

[0122] With the resist film 132, in which the capacitor pattern 134 is formed, as the etching mask, the silicon nitride film 130 and silicon dioxide film 128 as the second insulating film are patterned, in that order, using anisotropic etching until partway through the silicon dioxide film 128. This anisotropic etching may be carried out using an RIE method, for example. In this process, this opening is an initial pocket 336 in the shape of a cylindrical hole formed in the silicon dioxide film 128 (FIG. 8(B)). In the figure, the remaining silicon dioxide film is labeled 328 a. In this case as well, the opening 135 is formed as a second capacitor pattern in the silicon nitride film 130. This second capacitor pattern 135 is a transfer pattern of the capacitor pattern 134.

[0123] Moreover, this initial pocket 336 may be formed so that the floor portion thereof is located at a position halfway through the remaining silicon dioxide film 328 a. In other words, the initial pocket is formed so as to reach a position at a depth halfway through the film from the upper surface of the remaining silicon dioxide film 328 a. For this reason, in the etching process, etching time is calculated on the basis of the etching rate and the time is controlled.

[0124] The remaining silicon dioxide film 328 a is patterned using isotropic etching, with the etching mask being the remaining silicon nitride film 130 a and silicon nitride film 116. This isotropic etching is carried out with a wet etching method using hydrofluoric acid, for example. The silicon dioxide film 328 a can be selectively patterned when hydrofluoric acid is used. This etch is carried out until the principal surface 118 a of the underlying layer 118 is exposed. A pocket 338 is formed in the remaining silicon dioxide film 328 b as a result of this isotropic etching (FIG. 8(C)). Because the pocket 338 is formed using isotropic etching, the wall portion of the initial pocket 336 recedes by the length r in a horizontal direction and the opening is widened. Also, the amount of material cut away from the upper portion of the hole formed below the initial pocket 336 is greater than that cut away from the lower portion. As a result, the opening of the hole becomes wider as the distance upwards from the principal surface 118 a increases. Consequently, the pocket 338 formed comprises a cylindrical hole with a hole in the form of a truncated cone therebeneath and the opening is wider than the initial pocket 336. Consequently, the aperture area of this pocket 338 is greater than the aperture area of the capacitor pattern 134. In other words, a pocket pattern of a size greater than the photolithography resolution limit can be formed.

[0125] Next, following the removal of the remaining silicon nitride films 130 a and 116, a polysilicon film 340 is formed on the wall surface 338 a and floor surface 338 b of the pocket 338 (FIG. 8(D)). In order to provide conductivity, desired impurities are dispersed within the polysilicon film 340, which becomes the storage electrode. Also, a silicon dioxide film 342 is formed on the polysilicon film 340 in order for the patterning of the polysilicon film 340 and formation of the storage electrode (FIG. 8(D)).

[0126] Next, a surface etch of the silicon dioxide film 342 formed is carried out. The upper portion of the silicon dioxide film 342 is removed by this etch and part of the surface of the polysilicon film 340 is exposed. As a result, the silicon dioxide film 342 a remains inside the pocket 338 (FIG. 9(A)).

[0127] Next, a surface etch of the polysilicon film 340 is performed with the remaining silicon dioxide film 342 a as the etching mask. The portion of the polysilicon film 340, which is accumulated on the upper surface of the silicon dioxide film 328 b, is removed by this etch. The polysilicon film 340 remains only on the wall portion 338 a and floor portion 338 b of the pocket 338. This remaining polysilicon film 340 becomes the storage electrode 320 (FIG. 9(B)). The storage electrode 320 comprises a wall portion 320 a and a horizontal floor portion 320 b. The wall portion 320 a of the storage electrode 320 is provided an angled portion 320 a 1 and a perpendicular portion 320 a 2 which is connected as a unit therewith.

[0128] Next, with the silicon nitride film 116 as a stopper, the silicon dioxide films 328 b and 342 a are selectively removed with hydrofluoric acid, for example. The capacitor insulating film 322 is formed on the surface of the storage electrode 320. Further, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 322 and the cell plate electrode 324 is formed (FIG. 9(C)). A cylindrical memory cell is formed in this way.

[0129] Consequently, with time method for manufacturing the semiconductor device of this third embodiment, the aperture area of the pocket 338, at any position vertically between the principal surface 118 a of the underlying layer 118 and the upper surface of the silicon dioxide film 328 b, or at least at a middle position on the lower side, is made greater than the aperture area of the capacitor pattern 134. The thickness of the polysilicon film formed in the pocket 338 is regulated. As a result, at the upper portion of the wall portion 320 a of the storage electrode 320, the aperture area of the second opening 327 delimited by the lower portion is made greater than the aperture area of the first opening 134 (FIG. 7(A) and (B)) .In order to realize the constitution discussed above, the angled portion 320 a 1 of the wall portion 320 a, on the side toward the underlying layer 118, is angled with respect to the principal surface 118 a so that the area of the second opening 327, at a vertical position on the side toward the underlying layer 118, becomes greater as the distance upwards from the underlying layer 118 increases (FIG. 7(A) and (B)) . In other words, the diameter De32 of the third opening 326, delimited by the perpendicular portion 320 a 2 of the first electrode 320, or the diameter De31 of the second opening 327, delimited by the angled portion 320 a 1, is greater than the diameter Dr of the first opening 134. Moreover, the diameters De31 and Dr are equal to each other at a connection point between the horizontal floor portion 320 b and the angled portion 320 a 1 The diameters De31 and De32 are equal to each other at a connection point between the angled portion 320 a and the perpendicular portion 320 a 2.

[0130] The same type of effects as with the first and second embodiments discussed above are attained with this third embodiment. The length of the angled portion 320 a 1 of the wall portion 320 a is short as compared to the constitution of the second embodiment. As a result, there is no risk of the storage electrode 320 separating.

[0131] Fourth Embodiment

[0132] The constitution of the semiconductor device in the fourth embodiment will be explained with reference to FIG. 10(A) and (B). FIG. 10(A) is a cross sectional view showing the constitution of the semiconductor device relating to the fourth embodiment. FIG. 10(B) is a figure for explaining the sizes of the openings. In the fourth embodiment, the explanation mainly covers the processes and constitution which are different from the first embodiment and redundant explanations are not included.

[0133] In the semiconductor device of the fourth embodiment, the wall portion 420 a of the storage electrode 420, which is the first electrode, comprises a lower portion 420 a 1 and an upper portion 420 a 2, as shown in FIG. 10(A) . The upper portion 420 a 2 is put at an angle to the principal surface 118 a of the underlying layer 118. This upper portion 420 a 2 is formed in the shape of an umbrella and widens at the end, so that the aperture area of the third opening 427 formed thereby becomes greater as the distance upwards from the underlying layer 118 increases. In this example, this upper portion 420 a 2 is called the angled portion. The lower portion 420 a 1, connected to the lower end of this upper portion 420 a 2, is established perpendicular to the principal surface 118 a so as to form a normal cylinder. In this example, the lower portion 420 a 1 is called the perpendicular portion.

[0134] The method for manufacturing the semiconductor device of the fourth embodiment will be explained with reference to FIGS. 11 and 12.

[0135] As explained with reference to FIG. 2, the underlying layer 118, first insulating film (silicon dioxide film) 128, second insulating film (silicon nitride film) 130, and resist film 132, wherein a capacitor pattern 134 is established as the first opening, are formed in that order. The silicon nitride film 130 undergoes anisotropic etching using this capacitor pattern 134 as a mask and a standard initial pocket (opening) 135, reflecting the capacitor pattern 134, is formed (FIG. 11(A)). In the figure, the remaining silicon nitride film is labeled 130 a. The opening of this standard initial pocket 135 has the same form and aperture area as the capacitor pattern 134; the standard initial pocket is therefore a second capacitor pattern. This anisotropic etching is carried out using RIE.

[0136] Next, after the removal of the resist film 132, the silicon dioxide film 128 is patterned using isotropic etching, with the etching mask being the remaining silicon nitride film 130 a, until the silicon dioxide film 128 is partly removed. This isotropic etching is carried out using a wet etching method using hydrofluoric acid, for example. In this process, an initial pocket 436, having a widening shape wherein the opening becomes wider as the distance upwards from the underlying layer 118 increases, is formed in the silicon dioxide film 128 (FIG. 11(B)). In the figure, the remaining silicon dioxide film is labeled 428 a. Because the initial pocket 436 is formed with isotropic etching, the amount of material cut away from the upper portion of the initial pocket 436 is greater than the amount cut away from the lower portion. The opening becomes wider in a horizontal direction by the length r than the opening of the standard initial pocket 135.

[0137] Moreover, this initial pocket 436 may be formed so that the floor portion thereof is located at a position halfway through the remaining silicon dioxide film 428 a. In other words, the initial pocket 436 is formed so as to reach a position at a depth halfway through the film from the upper surface of the silicon dioxide film 428 a. For this reason, in the etching process, etching time is calculated on the basis of the etching rate of the hydrofluoric acid and the time is controlled.

[0138] The silicon dioxide film 428 a, in which the initial pocket 436 is formed, is patterned using anisotropic etching, with the etching mask being the remaining silicon nitride film 130 a and silicon nitride film 116. This anisotropic etching is carried out using RIE, for example. This anisotropic etching is carried out until the principal surface 118 a of the underlying layer 118 is exposed. Consequently, the silicon nitride film 116 is used as a film for endpoint detection. A pocket 438 is formed as a result of this anisotropic etching and the silicon dioxide film 428 b remains (FIG. 11(C)). The upper portion of the pocket 438 formed becomes the structure which reflects the initial pocket 436. Also, the lower portion of the pocket 438 formed becomes a cylindrical hole having a wall portion perpendicular to the principal surface 118a. As explained above, because the aperture area of the initial pocket 436 is greater than tie aperture area of the capacitor pattern 134, the aperture area of this pocket 438 becomes greater than the aperture area of the capacitor pattern 134. Consequently, a pocket pattern of a size greater than the photolithography resolution limit can be formed.

[0139] Next, following the removal of the remaining silicon nitride films 130 a and the silicon nitride 116, a polysilicon film 440 is formed on the wall surface 438 a and floor surface 438 b of the pocket 438 (FIG. 11(D). In order to provide conductivity, desired impurities are dispersed within the polysilicon film 440, which becomes the storage electrode. Also, a silicon dioxide film 442 is formed on the polysilicon film 440 in order for the patterning of the polysilicon film 440 and formation of the storage electrode (FIG. 11(D)).

[0140] Next, a surface etch of the silicon dioxide film 442 formed is carried out. The upper portion of the silicon dioxide film 442 is removed by this etch and part of the surface of the polysilicon film 440 is exposed. As a result, the silicon dioxide film 442 a remains inside the pocket 438 (FIG. 12(A)).

[0141] A surface etch of the polysilicon film 440 is performed with the remaining silicon dioxide film 442 a as the etching mask. The portion of the polysilicon film 440, which accumulated on the upper surface of the silicon dioxide film 428 b, is removed by this etch. The polysilicon film 440 remains only on the wall portion 438 a and floor portion 438 b of the pocket 438. This remaining polysilicon film becomes the storage electrode 420 (FIG. 12(B)) . The storage electrode 420 formed in this way is provided a wall portion 420 a and floor portion 420 b. The wall portion 420 a is provided a perpendicular portion 420 a 1 and an angled portion 420 a 2 which is connected as a unit therewith (FIG. 10(A) and (B)).

[0142] Next, with the silicon nitride film 116 as a stopper, the silicon dioxide films 428 b and 442 a are selectively removed with hydrofluoric acid, for example. The capacitor insulating film 422 is formed on the surface of the storage electrode 420. Further, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 422 and the cell plate electrode 424 is formed (FIG. 12(C)). In this way, a cylindrical memory cell is formed.

[0143] Consequently, with the method for manufacturing the semiconductor device of this fourth embodiment, the aperture area of the pocket 438, at any vertical position between the principal surface 118 a of the underlying layer 118 and the upper surface of the silicon dioxide film 428 a, or at least above an intermediate position, is made greater than the aperture area of the capacitor pattern 134. The thickness of the polysilicon film 440 formed in the pocket 438 is regulated. As a result, the aperture area of the second opening 427 delimited by any position on the wall portion 420 a of the storage electrode 420, or the aperture area of the second opening 427 formed at least at a middle position, is made greater than the aperture area of the first opening 134 (FIG. 10(A) and (B)). In order to realize the constitution discussed above, the wall portion 420 a 2 on the upper end of the storage electrode 420 is angled with respect to the principal surface 118 a, so that the aperture area of the second opening 427 on the upper end of the storage electrode 420 becomes greater as the distance upwards from the underlying layer 118 increases (FIG. 10(A) and (B)). In other words, the diameter De41 of the second opening 427, delimited by the perpendicular portion 420 a 1 or the angled portion 420 a 2 of the storage electrode 420, is greater than the diameter Dr of the first opening 134. Consequently, the diameter De42 of the third opening 426 delimited by the upper edge of the angled portion 420 a 2 is greater even than the diameter Dr of the first opening 134 (FIG. 10(A) and (B)). Moreover, even in this case, the second and third openings are the same at the upper edge of the angled portion 420 a 2.

[0144] The same type of effects as with the first through third embodiments discussed above are attained with the fourth embodiment, as explained above.

[0145] Furthermore, in the third embodiment, endpoint detection during the anisotropic etching to form the pocket 338 (FIG. 8 (C)) may become difficult and irregular. In the fourth embodiment, however, the silicon nitride film 116 can be used as the film for endpoint detection, as discussed above. Consequently, etching becomes easy and reproducible.

[0146] Fifth Embodiment

[0147] The constitution of the semiconductor device in the fifth embodiment will be explained with reference to FIG. 13. FIG. 13 is a cross sectional view showing the constitution of the semiconductor device relating to the fifth embodiment. In the fifth embodiment, the explanation mainly covers the processes and constitution which are different from the first embodiment and redundant explanations are not included.

[0148] In the semiconductor device of the fifth embodiment, part of the capacitor insulating film 522, as the dielectric layer, is also formed between the principal surface 118 a of the underlying layer 118 and the lower surface of the floor portion 120 b of the storage electrode 120, as the first electrode, as shown in FIG. 13. Therefore, the floor portion 120 b of the storage electrode 120 and principal surface 118 a of the underlying layer 118 are separated vertically by a desired distance.

[0149] The method for manufacturing the semiconductor device of the fifth embodiment will be explained with reference to FIG. 14. FIG. 14 shows cross sectional views of the manufacturing processes for the fifth embodiment.

[0150] A preliminary underlying layer 119 is formed. Therefore, an interlayer insulating film 110, formed of silicon dioxide, for example, is formed on an appropriate semiconductor substrate 150. A 10-30 nm thick silicon nitride film 116 is formed using CVD on the upper surface of this interlayer insulating film 110. This silicon nitride film 116 is in intermediate insulating layer (third insulating film) . Also, a 50-200 nm thick silicon dioxide film 144 is formed using CVD on the silicon nitride film 116. A 10-30 nm thick silicon nitride film 146 is formed using CVD on this silicon dioxide film 144. Then, a cell contact hole 112 is formed; the cell contact hole 112 passes through the interlayer insulating film 110, silicon nitride film 116, silicon dioxide film 144, and silicon nitride film 146, to the upper surface of the semiconductor substrate 150. A plug 114 is formed by filling this cell contact hole 112 with polysilicon wherein desired impurities are dispersed. The preliminary underlying layer 119 comprises the structure described above of the interlayer insulating film 110, plug 114, silicon nitride film 116, silicon dioxide film 144, and silicon nitride film 146. A capacitor structure is formed on the principal surface 119 a of this preliminary underlying layer 119.

[0151] A silicon dioxide film 128, silicon nitride film 130, and resist film 132, wherein a capacitor pattern 134 is formed, are formed in that order on the principal surface 119 a of this preliminary underlying layer 119 (FIG. 14(A)). In other words, the capacitor pattern 134 is a first opening with a circular form, as already explained in the previous embodiments.

[0152] A storage electrode 120, which is the first electrode, is formed on the structure shown in FIG. 14(A) by the processes as explained with reference to FIG. 2(C) through FIG. 3(A). The structure shown in FIG. 14(B) is thereby attained. In this structure, the silicon dioxide film remains in a depression enclosed by the wall portion and floor portion of the storage electrode 120. In the figure, this remaining silicon dioxide film is labeled 142 a (corresponding to FIG. 3(B)).

[0153] The silicon dioxide films 128 a and 142 a are then selectively removed by etching with hydrofluoric acid (HF), for example, with the silicon nitride film 146 acting as an etching stopper (FIG. 14(C)). As a result, part of the principal surface 119 a of the preliminary underlying layer 119 is exposed. Then, the silicon nitride film 146 is removed using a phosphoric acid solution. The silicon dioxide film 144 is selectively removed using hydrofluoric acid, for example, with the silicon nitride film 116, which is the third insulating film, acting as an etching stopper (FIG. 14(D)). As a result, the lower surface of the floor portion of the storage electrode 120 and part of the surface of the plug 114 are exposed; these surfaces contribute to an increase in capacitor area. Also the remaining interlayer insulating film 110, plug 114, and silicon nitride film 116 become the new underlying layer 118.

[0154] The capacitor insulating film 522 is formed on the surface of the storage electrode 120 and the exposed surface of the plug 114. Furthermore, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 522; the second electrode, specifically the cell plate electrode 524 is thereby formed (FIG. 14(E)). In this way, a cylindrical memory cell is formed.

[0155] Consequently, in the semiconductor device of the present embodiment, the structure of the storage electrode, specifically the first electrode, is the same as that of the first electrode explained in the first embodiment. Consequently, the aperture area of the pocket 138, for forming the storage electrode, is made greater than the aperture area of the capacitor pattern 134. The aperture area of the second opening 126, delimited by the wall portion 120 a of the storage electrode 120 which is formed with the polysilicon film 140, with its thickness controlled, on the pocket wall surface 138 a, is thereby made greater than the aperture area of the first opening 134 (FIG. 1(B) and FIG. 13). Also, the capacitor insulating film 522 is formed between the lower surface of the floor portion 120 b of the storage electrode and the principal surface 118 a (FIG. 13 and FIG. 14(E)).

[0156] The same type of effects as with the first embodiment are attained with the fifth embodiment, as explained above. Furthermore, because the capacitor insulating film 522 is formed on the lower surface side of the floor portion 120 b of the storage electrode 120, the capacitor area is increased by that amount and it thereby becomes possible to increase capacity.

[0157] Sixth Embodiment

[0158] The constitution of the semiconductor device in the sixth embodiment will be explained with reference to FIG. 15. FIG. 15 is a cross sectional view showing the constitution of the semiconductor device relating to the sixth embodiment. In the sixth embodiment, the explanation mainly covers the processes and constitution which are different from the second embodiment and redundant explanations are not included.

[0159] In the semiconductor device of the present embodiment, the wall portion 220 a of the storage electrode 220 is at an angle to the principal surface 118 a of the, underlying layer 118, as shown in FIG. 15. The area of the second opening 227 delimited by this wall portion 220 a becomes greater as the distance upwards from the underlying layer 118 increases. The capacitor insulating film 622 is formed between the floor portion 220 b of the storage electrode 220 and the principal surface 118 a of the underlying layer 118. Therefore, the floor portion 220 b of the storage electrode 220 and principal surface 118 a of the underlying layer 118 are separated vertically by a desired distance.

[0160] The method for manufacturing the semiconductor device of this embodiment will be explained with reference to FIG. 16. FIG. 16 is a cross sectional view showing the manufacturing process for the sixth embodiment.

[0161] A preliminary underlying layer 119 is formed. The process may be the same as that in the fifth embodiment, so an explanation is omitted. Next, a silicon dioxide film 128 as the first insulating ark film, silicon nitride film 130 as the second insulating film, and resist film 132, wherein a capacitor pattern 134 is formed, are formed in that order on the principal surface 119 a of this preliminary underlying layer 119; the structure shown in FIG. 16(A) is thereby attained, The capacitor pattern 134 is a first opening with a circular form.

[0162] A storage electrode 220, which is the first electrode, is formed on the structure shown in FIG. 16(A) by the processes as explained with reference to FIG. 5(C) through FIG. 6(A). The structure shown in FIG. 16(B) is thereby attained. In this structure, the silicon dioxide film remains in a depression enclosed by the wall portion and floor portion of the storage electrode 220. In the figure, this remaining silicon dioxide film is labeled 242 a.

[0163] The silicon dioxide films 228 a and 242 a are then selectively removed by etching with hydrofluoric acid (HF), for example, with the silicon nitride film 146 acting as an etching stopper (FIG. 16(C)). As a result, part of the principal surface 119 a of the preliminary underlying layer 119 is exposed. Then, the silicon nitride film 146 is removed using a phosphoric acid solution. The silicon dioxide film 144 is selectively removed using hydrofluoric acid, for example, with the silicon nitride film 116, which is the intermediate insulating layer, acting as an etching stopper (FIG. 16(D)). As a result, the lower surface of the floor portion of the storage electrode 220 and part of the surface of the plug 114 are exposed; these surfaces contribute to an increase in capacitor area. Also the remaining interlayer insulating film 110, plug 114, and silicon nitride film 116 become the new underlying layer 118.

[0164] The capacitor insulating film 622 is formed on the surface of the storage electrode 220 and the exposed surface of the plug 114. Furthermore, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 622; the cell plate electrode 624 is thereby formed (FIG. 16(E)). In this way, a cylindrical memory cell is formed.

[0165] Consequently, in the semiconductor device of the sixth embodiment, the aperture area of the pocket 238 is made greater than the aperture area of the capacitor pattern 134. A polysilicon film 240, with the thickness thereof controlled, is formed on the pocket wall surface 238 a. The polysilicon film 240 is patterned and the storage electrode 220 is formed. The aperture area of the third opening 226, delimited by the upper edge of the wall portion 220 a of the storage electrode 220, or the aperture area of the second opening 227 formed at an intermediate position of the wall portion 220 a, is made greater than the aperture area of the first opening 134 (FIG. 15). Also, the capacitor insulating film 622 is formed between the lower surface of the floor portion 220 b of the storage electrode 220 and the principal surface 118 a (FIG. 15). In this case, the second and third openings are the same at the upper edge of the wall portion 220 a.

[0166] Consequently, in the semiconductor device of the sixth embodiment, the structure of the storage electrode, or rather the first electrode, is the same as the first electrode explained in the second embodiment. Consequently, the aperture area of the pocket 238 for forming the storage electrode is made greater than the aperture area of the capacitor pattern 134. The aperture area of the second opening 227, delimited by the wall portion 220 a of the storage electrode 220 formed of the polysilicon film 240, with its thickness controlled, on the pocket wall surface 238 a, or the aperture area of the third opening 226, is thereby made greater than the aperture area of the first opening 134 (FIG. 4(B) and FIG. 15). Also, the capacitor insulating film 622 is formed between the lower surface of the floor portion 220 b of the storage electrode 220 and the principal surface 118 a (FIG. 15 and FIG. 16(E)).

[0167] The same type of effects as with the second embodiment are attained with the sixth embodiment, as explained above. Furthermore, because the capacitor insulating film is formed on the lower surface side of the floor portion of the storage electrode, the capacitor area is increased by that amount and it thereby becomes possible to increase capacity.

[0168] Seventh Embodiment

[0169] The constitution of the semiconductor device in the seventh embodiment will be explained with reference to FIG. 17. FIG. 17 is a cross sectional view showing the constitution of the semiconductor device relating to the seventh embodiment. In the seventh embodiment, the explanation mainly covers the processes and constitution which are different from the third embodiment and redundant explanations are not included.

[0170] In the semiconductor device of the seventh embodiment, the wall portion 320 a of the storage electrode 320 comprises a lower portion 320 a 1 and an upper portion 320 a 2, as shown in FIG. 17. The lower portion 320 a 1 is put at an angle to the principal surface 118 a of the underlying layer 118. This lower portion 320 a 1 is formed in the shape of an umbrella and widens at the end, so that the area of the second opening 327 formed thereby becomes greater as the distance upwards from the underlying layer 118 increases. In this example, this lower portion is called the angled portion. The upper portion 320 a 2, connected to the upper end of this lower portion 320 a 1, is established perpendicular to the principal surface 118 a so as to form a normal cylinder. In this example, the upper portion is called the perpendicular portion. The capacitor insulating film 722 is formed between the floor portion 320 b of the storage electrode 320 and the principal surface 118 a of the underlying layer 118. Therefore, the floor portion 320 b of the storage electrode 320 and principal surface 118 a of the underlying layer 118 are separated vertically by a desired distance.

[0171] The method for manufacturing the semiconductor device of the present embodiment will be explained with reference to FIG. 18. FIG. 18 is a cross sectional view showing the method for manufacturing the seventh embodiment.

[0172] A preliminary underlying layer 119 is formed. The process may be the same as that in the fifth embodiment, so an explanation is omitted. Next, a silicon dioxide film 128 as the first insulating film, silicon nitride film 130 as the second insulating film, and resist film 132, wherein a capacitor pattern 134 is formed, are formed in that order on the principal surface 119 a of this preliminary underlying layer 119 (FIG. 18(A)). The capacitor pattern 134 is a first opening with a circular form.

[0173] A storage electrode 320, which is the first electrode, is formed by the processes as explained with reference to FIG. 8(C) through FIG. 9(A) The structure shown in FIG. 18(B) is thereby attained. In this structure, the silicon dioxide film remains in a depression enclosed by the wall portion and floor portion of the storage electrode 320. In the figure, this remaining silicon dioxide film is labeled 342 a (corresponds to FIG. 9(B))

[0174] The silicon dioxide films 328 a and 342 a are then selectively removed by etching with hydrofluoric acid, for example, with the silicon nitride film 146 acting as an etching stopper (FIG. 18(C)). As a result, part of the principal surface 119 a of the preliminary underlying layer 119 is exposed. Then, the silicon nitride film 146 is removed using a phosphoric acid solution. The silicon dioxide film 144 is selectively removed using hydrofluoric acid, for example, with the silicon nitride film 116, which is the intermediate insulating layer, acting as an etching stopper (FIG. 18(D)). As a result, the lower surface of the floor portion of the storage electrode 320 and part of the surface of the plug 114 are exposed; these surfaces contribute to an increase in capacitor area. Also the remaining interlayer insulating film 110, plug 114, and silicon nitride film 116 become the new underlying layer 118.

[0175] The capacitor insulating film 722 is formed on the surface of the storage electrode 320 and the exposed surface of the plug 114. Furthermore, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 722; the cell plate electrode 724 is thereby formed (FIG. 18(E)). In this way, a cylindrical memory cell is formed.

[0176] Consequently, in the semiconductor device of the seventh embodiment, the structure of the storage electrode 320, specifically the first electrode, is the same as that of the first electrode explained in the third embodiment. Consequently, the aperture area of the pocket 338, for forming the storage electrode, is made greater than the aperture area of the capacitor pattern 134 (see FIG. 8(A)-8(D)). The aperture area of the second opening 327, delimited by the wall portion 320 a of the storage electrode 320, which is formed with the polysilicon film 340 with its thickness controlled, on the pocket wall surface 338 a and floor surface 338 b, or the aperture area of the third opening 326, is thereby made greater than the aperture area of the first opening 134 (FIG. 7(B) and FIG. 17). Also, the capacitor insulating film 722 is formed between the lower surface of the floor portion 320 b of the storage electrode 320 and the principal surface 118 a (FIG. 17 and FIG. 18(E))

[0177] The same type of effects as with the sixth embodiment are attained with the seventh embodiment. Additionally, the angling of the wall portion 320 a can increase capacitor area, as well as further reduce the step between the memory cell portion and the surrounding area. Because the length of the angled portion of the wall portion 320 a is less than that in the constitution of the sixth embodiment, the risk of the storage electrode 320 separating is eliminated.

[0178] Eighth Embodiment

[0179] The constitution of the semiconductor device in the eighth embodiment will be explained with reference to FIG. 19. FIG. 19 is a cross sectional view showing the constitution of the semiconductor device relating to the eighth embodiment. In the eighth embodiment, the explanation mainly covers the processes and constitution which are different from the fourth embodiment and redundant explanations are not included.

[0180] In the semiconductor device of the eighth embodiment, the wall portion 420 a of the storage electrode 420 comprises a lower portion 420 a, and an upper portion 420 a 2, as shown in FIG. 19. The upper portion is formed in the shape of an umbrella and widens at the end, so that the area of the second opening 227 formed thereby becomes greater as the distance upwards from the underlying layer 118 increases. The lower portion 420 a 1, connected to the lower end of this upper portion, is established perpendicular to the principal surface 118 a so as to form a normal cylinder. In this example, the upper portion is called the angled portion and the lower portion is called the perpendicular portion. The capacitor insulating film 822 is formed between the floor portion 420 b of the storage electrode 420 and the principal surface 118 a of the underlying layer 118. Therefore, the floor portion 420 b of the storage electrode 420 and principal surface 118 a of the underlying layer 118 are separated vertically by a desired distance.

[0181] The method for manufacturing the semiconductor device of the present embodiment will be explained with reference to FIG. 20. FIG. 20 is a cross sectional view showing the method for manufacturing the eighth embodiment.

[0182] A preliminary underlying layer 119 is formed. The process may be the same as that in the fifth embodiment, so an explanation is omitted. Next, a silicon dioxide film 128 as the first insulating film, silicon nitride film 130 as the second insulating film, and resist film 132, wherein a capacitor pattern 134 is formed, are formed in that order on the principal surface 119 a of this preliminary underlying layer 119; the structure as shown in FIG. 20(A) is attained. The capacitor pattern 134 is a first opening with a circular form.

[0183] A storage electrode 420, which is the first electrode, is formed on the structure shown in FIG. 20(A) by the processes as explained with reference to FIG. 11(C) through FIG. 12(A). The silicon dioxide film remains in a depression enclosed by the wall portion and floor portion of the storage electrode 420; this is labeled 442 a .

[0184] The silicon dioxide films 428 a and 442 a are then selectively removed by etching with hydrofluoric acid, for example, with the silicon nitride film 146 acting as an etching stopper (FIG. 20(C)). As a result, part of the principal surface 119 a of the preliminary underlying layer 119 is exposed. The silicon nitride film 146 is then removed using a phosphoric acid solution. The silicon dioxide film 144 is selectively removed using hydrofluoric acid, for example, with the silicon nitride film 116, which is the intermediate insulating layer, acting as an etching stopper (FIG. 20(D)). As a result, the lower surface of the floor portion of the storage electrode 420 and part of the surface of the plug 114 are exposed; these surfaces contribute to an increase in capacitor area. Also the remaining interlayer insulating film 110, plug 114, and silicon nitride film 116 become the new underlying layer 118.

[0185] The capacitor insulating film 822 is formed on the surface of the storage electrode 420 and the exposed surface of the plug 114. Furthermore, a polysilicon film, wherein impurities are dispersed, is formed on the surface of the capacitor insulating film 822; the cell plate electrode 824 is thereby formed (FIG. 20(E)). In this way, a cylindrical memory cell is formed.

[0186] Consequently, in the semiconductor device of the eighth embodiment, the structure of the storage electrode 420, specifically the first electrode, is the same as that of the first electrode explained in the fourth embodiment. Consequently, the aperture area of the pocket 438, for forming the storage electrode, is made greater than the aperture area of the capacitor pattern 134 (See FIG. 11(C)) . The aperture area of the second opening 427, delimited by the wall portion 420 a of the storage electrode 420 which is formed with the polysilicon film, with its thickness controlled, in the pocket 438, or the aperture area of the third opening 426, is thereby made greater than the aperture area of the first opening 134 (FIG. 7(B) and FIG. 19). Also, the capacitor insulating film 822 is formed between the lower surface of the floor portion 420 b of the storage electrode 420 and the principal surface 118 a (FIG. 19 and FIG. 20(E)).

[0187] The same type of effects as with the sixth embodiment can be attained with the eighth embodiment. Additionally, the angling of the upper portion of the wall portion 420 a can increase capacitor area, as well as further reduce the step between the memory cell portion and the surrounding area. Because the length of the angled portion 420 a 2 of the wall portion 420 a is shorter than that in the constitution of the sixth embodiment, the risk of the storage electrode 420 separating is eliminated.

[0188] Furthermore, in the seventh embodiment, endpoint detection during the anisotropic etching to form the pocket 338 may become difficult and irregular. In the eighth embodiment, however, the silicon nitride film 116 can be used as the film for endpoint detection, as discussed above (in the explanation for the fourth embodiment). Consequently, etching becomes easy and reproducible.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6437382 *Mar 28, 2001Aug 20, 2002Sharp Kabushiki KaishaSemiconductor device and manufacturing method thereof
US7238609 *Feb 26, 2004Jul 3, 2007Matsushita Electric Industrial Co., Ltd.Method for fabricating semiconductor device
Classifications
U.S. Classification257/306, 257/E23.152, 438/244, 257/E21.019, 257/308, 257/E21.579, 438/387, 257/E21.578
International ClassificationH01L27/108, H01L23/528, H01L21/02, H01L21/8242, H01L23/64, H01L21/768
Cooperative ClassificationH01L21/76804, H01L28/91, H01L23/5283, H01L21/76807, H01L23/642, H01L2924/0002
European ClassificationH01L28/91, H01L23/528C, H01L23/64C
Legal Events
DateCodeEventDescription
Oct 28, 2014FPExpired due to failure to pay maintenance fee
Effective date: 20140910
Sep 10, 2014LAPSLapse for failure to pay maintenance fees
Apr 18, 2014REMIMaintenance fee reminder mailed
Mar 21, 2014ASAssignment
Owner name: LAPIS SEMICONDUCTOR CO., LTD., JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI SEMICONDUCTOR CO., LTD;REEL/FRAME:032495/0483
Effective date: 20111003
Jan 29, 2010FPAYFee payment
Year of fee payment: 8
Feb 19, 2009ASAssignment
Owner name: OKI SEMICONDUCTOR CO., LTD., JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022299/0368
Effective date: 20081001
Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22299/368
Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22299/368
Effective date: 20081001
Owner name: OKI SEMICONDUCTOR CO., LTD.,JAPAN
Free format text: CHANGE OF NAME;ASSIGNOR:OKI ELECTRIC INDUSTRY CO., LTD.;REEL/FRAME:022299/0368
Effective date: 20081001
Feb 13, 2006FPAYFee payment
Year of fee payment: 4
Dec 21, 1998ASAssignment
Owner name: OKI ELECTRIC INDUSTRY CO.,LTD., JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKAHASHI, MASASHI;REEL/FRAME:009684/0683
Effective date: 19981208