Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20010055859 A1
Publication typeApplication
Application numberUS 09/887,098
Publication dateDec 27, 2001
Filing dateJun 25, 2001
Priority dateJun 26, 2000
Also published asEP1168428A2, EP1168428A3, US6414373
Publication number09887098, 887098, US 2001/0055859 A1, US 2001/055859 A1, US 20010055859 A1, US 20010055859A1, US 2001055859 A1, US 2001055859A1, US-A1-20010055859, US-A1-2001055859, US2001/0055859A1, US2001/055859A1, US20010055859 A1, US20010055859A1, US2001055859 A1, US2001055859A1
InventorsHiroaki Yamada, Osamu Fujii
Original AssigneeKabushiki Kaisha Toshiba
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device and method of fabricating the same
US 20010055859 A1
Abstract
A high-resistance substrate with good RF characteristics, which has an interstitial oxygen concentration ([Oi]) of 8E17 cm−3 or less, an oxygen precipitate density ([BMD]) of 1E8 cm−3 or more, and a substrate resistivity of 500 Ω·cm or more is used. A heat-treating step of the device process is performed for 25 hrs or less as a value calculated assuming that the temperature is 1,000° C. This suppresses a decrease in the resistance of the substrate, prevents crystal defects such as slip, and improves the yield.
Images(3)
Previous page
Next page
Claims(7)
What is claimed is:
1. A semiconductor device obtained by forming a circuit in a surface portion of a semiconductor substrate, wherein said semiconductor substrate has an interstitial oxygen concentration (to be referred to as [Oi] hereinafter) of not more than 8E17 cm−3, an oxygen precipitate density (to be referred to as [BMD] hereinafter) of not less than 1E8 cm−3, and a resistivity of not less than 500 Ω·cm.
2. A device according to
claim 1
, wherein said circuit is formed in the surface portion of said semiconductor substrate by a device process including a heat-treating step of not more than 25 hrs as a value calculated assuming that the temperature is 1,000° C.
3. A device according to
claim 1
, wherein
said semiconductor substrate is obtained by performing heat-treating at 500 to 700° C. for not more than 5 hrs for a semiconductor substrate having an [Oi] of not more than 8E17 cm−3, and a resistivity of not less than 500 Ω·cm, thereby setting a [BMD] of not less than 1E8 cm−3, and
said circuit is formed in the surface portion of said semiconductor substrate by a device process including a heat-treating step of not more than 25 hrs as a value calculated assuming that the temperature is 1,000° C.
4. A device according to
claim 1
, wherein
said semiconductor substrate has a [BMD] of not less than 1E8 cm−3, which is obtained by doping not less than 1E13 cm−3 of [N] during crystal pulling, and also has an [Oi] of not more than 8E17 cm−3 and a resistivity of not less than 500 Ω·cm, and
said circuit is formed in the surface portion of said semiconductor substrate by a device process including a heat-treating step of not more than 25 hrs as a value calculated assuming that the temperature is 1,000° C.
5. A method of fabricating a semiconductor device by forming a circuit by using a semiconductor substrate, comprising the step of performing a heat-treating step of a device process for forming said circuit for not more than 25 hrs as a value calculated assuming that the temperature is 1,000° C., by using a semiconductor substrate having an [Oi] of not more than 8E17 cm−3, a [BMD] of not less than 1E8 cm−3, and a resistivity of not less than 500 Ω·cm.
6. A method according to
claim 5
, further comprising the step of obtaining said semiconductor substrate by performing heat-treating at 500 to 700° C. for not more than 5 hrs for a semiconductor substrate having an [Oi] of not more than 8E17 cm−3, and a resistivity of not less than 500 Ω·cm, thereby setting a [BMD] of not less than 1E8 cm−3.
7. A method according to
claim 5
, further comprising the step of obtaining said semiconductor substrate having a [BMD] of not less than 1E8 cm−3, which is obtained by doping not less than 1E13 cm−3 of [N] during crystal pulling, and also having an [Oi] of not more than 8E17 cm−3 and a resistivity of not less than 500 Ω·cm.
Description
    CROSS REFERENCE TO RELATED APPLICATION
  • [0001]
    This application claims benefit of priority under 35 USC 119 to Japanese Patent Application No. 2000-191323, filed on Jun. 26, 2000, the entire contents of which are incorporated by reference herein.
  • BACKGROUND OF THE INVENTION
  • [0002]
    The present invention relates to a semiconductor device and a method of fabricating the same and, more particularly, to a device using radio-frequency signals and a method of fabricating the same.
  • [0003]
    RF (Radio Frequency) communication devices using RF signals are often fabricated by using an SOI (Silicon On Insulator) wafer which uses, as a support substrate, a high-resistance substrate (resistivity ρ≧1,000 φ·cm) formed by crystal pulling by the CZ method, in order to suppress energy loss of an RF signal and form a spiral inductance having a high Q value even in the GHz band. This fabrication method improves the RF characteristics.
  • [0004]
    Unfortunately, if the interstitial oxygen concentration (to be referred to as [Oi] hereinafter) in the semiconductor substrate is high, heat-treating performed during the device process for forming a circuit in the substrate generates oxygen donors and lowers the resistivity of the substrate. Hence, a substrate having a low [Oi] ([Oi]≦8E17 cm−3) must be used.
  • [0005]
    The oxygen concentration can be decreased by
  • [0006]
    (1) crystal pulling by the MCZ method, or
  • [0007]
    (2) heat-treating a substrate having a high [Oi] ([Oi]≧13E17 cm−3) to form bulk micro defect (to be referred to as BMD hereinafter) by oxygen precipitation, thereby reducing the concentration of a solid solution of oxygen.
  • [0008]
    When an RF device is formed using a substrate obtained by method (1) above, however, slip occurs in heat-treating during the device process because the pinning effect of dislocation by a solid solution of oxygen lowers. This is a phenomenon in which, when heat-treating is performed by supporting a semiconductor substrate by a 4-point-supporting boat, cracks and the like occur in portions where the substrate contacts the boat.
  • [0009]
    When an RF device is formed using a substrate obtained by method (2) above, it is possible to prevent the occurrence of slip in the boat contact portions during heat-treating by the pinning effect of dislocation by oxygen redissolving from BMD. However, thermal stress during the device process forms slip on the entire surface of the substrate.
  • [0010]
    As described above, it is conventionally impossible to effectively prevent slip in a high-resistance substrate having a low [Oi]. This lowers the yield by defects caused by slip.
  • SUMMARY OF THE INVENTION
  • [0011]
    It is, therefore, an object of the present invention to provide a semiconductor device capable of preventing defects caused by slip and improving the yield by using a high-resistance substrate having excellent RF characteristics, and provide a method of fabricating the same.
  • [0012]
    A semiconductor device of the present invention is a semiconductor device obtained by forming a circuit in a surface portion of a semiconductor substrate, wherein the semiconductor substrate has an interstitial oxygen concentration (to be referred to as [Oi] hereinafter) of 8E17 cm−3 or less, an oxygen precipitate density (to be referred to as [BMD] hereinafter) of 1E8 cm−3 or more, and a resistivity of 500 Ω·cm or more.
  • [0013]
    The circuit can be formed in the surface portion of the semiconductor substrate by a device process including a heat-treating step of 25 hrs or less as a value calculated assuming that the temperature is 1,000° C.
  • [0014]
    The semiconductor substrate is obtained by performing heat-treating at 500 to 700° C. for 5 hrs or less for a semiconductor substrate having an [Oi] of 8E17 cm−3 or less, and a resistivity of 500 Ω·cm or more, thereby setting [BMD] of 1E8 cm−3 or more, and the circuit can be formed in the surface portion of the semiconductor substrate by a device process including a heat-treating step of 25 hrs or less as a value calculated that assuming that the temperature is 1,000° C.
  • [0015]
    The semiconductor substrate has a [BMD] of 1E8 cm−3 or more, which is obtained by doping 1E13 cm−3 or more of [N] during crystal pulling, and also has an [Oi] of 8E17 cm−3 or less and a resistivity of 500 Ω·cm or more, and the circuit can be formed in the surface portion of the semiconductor substrate by a device process including a heat-treating step of 25 hrs or less as a value calculated assuming that the temperature is 1,000° C.
  • [0016]
    A method of fabricating a semiconductor device by forming a circuit by using a semiconductor substrate according to the present invention comprises the step of performing a heat-treating step of a device process for forming the circuit for 25 hrs or less as a value calculated assuming that the temperature is 1,000° C., by using a semiconductor substrate having an [Oi] of 8E7 cm−3 or less, a [BMD] of 1E8 cm−3 or more, and a resistivity of 500 Ω·cm or more.
  • [0017]
    The method can further comprise the step of obtaining the semiconductor substrate by performing heat-treating at 500 to 700° C. for 5 hrs or less for a semiconductor substrate having an [Oi] of 8E17 cm−3 or less, and a resistivity of 500 Ω·cm or more, thereby setting a [BMD] of 1E8 cm−3 or more.
  • [0018]
    The method can further comprise the step of obtaining the semiconductor substrate having a [BMD] of 1E8 cm−3 or more, which is obtained by doping 1E13 cm−3 or more of [N] during crystal pulling, and also having an [Oi] of 8E17 cm−3 or less and a resistivity of 500 Ω·cm or more.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0019]
    [0019]FIG. 1 is a flow chart showing the procedure of a method of fabricating a semiconductor device according to an embodiment of the present invention;
  • [0020]
    [0020]FIG. 2 is a graph showing the relationship between the [BMD] and the slip length;
  • [0021]
    [0021]FIG. 3 is a graph showing the relationship between the [BMD] and the mechanical strength;
  • [0022]
    [0022]FIG. 4 is a graph showing the relationship between the heat-treating time and the mechanical strength; and
  • [0023]
    [0023]FIG. 5 is a view for explaining the RF characteristics, the yield ratio, and the presence/absence of crystal defects in each of Examples 1 and 2 and Comparative Examples 1 and 2.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0024]
    As described above, when the [Oi] of a high-resistance substrate is lowered while the substrate resistivity is kept high, slip occurs in boat contact portions during heat-treating, or slip caused by thermal stress occurs on the entire substrate surface.
  • [0025]
    One countermeasure is a method of forming a predetermined number of BMD or more. FIG. 2 shows the relationship between the density of BMD (to be referred to as [BMD] hereinafter) and the slip length. As shown in FIG. 2, slip can be effectively prevented by a [BMD] of 1E8 cm−3 or more.
  • [0026]
    Oxygen precipitation hardly occurs in a low-[Oi] substrate having an [Oi] of 8E17 cm−3 or less. However, BMD can be formed by accelerating oxygen precipitation by, e.g., low-temperature heat-treating at 500 to 700° C. or by introducing N2.
  • [0027]
    When BMD are formed at high density, the mechanical strength (upper yield stress; σ) sometimes deteriorates to cause slip to frequently occur during the device process.
  • [0028]
    [0028]FIG. 3 shows the dependence of the mechanical strength on the [BMD]. Curves indicated by an alternate long and short dashed line L1, a dotted line L2, and a solid line L3 represent the relationships between the [BMD] and the mechanical strength when the [Oi] is 14E17, 10E17, and 8E17 cm−3, respectively.
  • [0029]
    As is apparent from FIG. 3, the mechanical strength decreases as the [BMD] increases. The higher the [Oi], the more conspicuous the decrease; no large mechanical strength decrease occurs when the [Oi] is low.
  • [0030]
    [0030]FIG. 4 shows the dependence of the mechanical strength on the heat-treating time. Curves indicated by a dotted line L11 and a solid line L12 represent the relationships between the heat-treating time and the mechanical strength when the [Oi] is 14E17 and 8E17 cm−3, respectively.
  • [0031]
    It is evident from FIG. 4 that the mechanical strength decreases as the heat-treating time increases. Also, the higher the [Oi], the more conspicuous the decrease; the mechanical strength does not decrease much when the [Oi] is low. On the basis of FIG. 4, deterioration of the mechanical strength can be prevented by setting the heat-treating time to 25 hrs or less, as a value calculated assuming that the temperature is 1,000° C., during the device process.
  • [0032]
    On the basis of the above consideration, in an embodiment of the present invention as shown in FIG. 1, a substrate having a low [Oi] ([Oi]≦8E17 cm−3 ) and a high resistivity (ρ≧500 Ω·cm) is prepared (step S100). This substrate is subjected to low-temperature heat-treating (500 to 700° C.) for 5 hrs or less to form a predetermined number of BMD or more ([BMD]≧1E8 cm−3) (step S102).
  • [0033]
    To prevent a decrease in the mechanical strength caused by excess growth of BMD in the heat-treating step during the device process, the heat-treating time during the device process is set to 25 hrs or less as a value calculated assuming that the temperature is 1,000° C. (step S104).
  • [0034]
    BMD can also be formed by introduction of N2 or C, as well as by low-temperature heat-treating.
  • [0035]
    To perform conversion into the heat-treating time (t) at 1,000° C., the relation ([Oi]−[oi]E)*(D·t)=constant is used.
  • [0036]
    In this equation, [Oi] is the concentration of oxygen contained in a substrate before heat-treating, [Oi]E is the supersaturation degree of oxygen, and D is the diffusion constant.
  • [0037]
    Examples 1 and 2 formed on the basis of the above embodiment and Comparative Examples 1 and 2 corresponding to the conventional techniques will be described below.
  • (1) EXAMPLE 1
  • [0038]
    A mirror wafer having a substrate resistivity ρ of 5 k Ω·cm and an [Oi] of 6E17 atoms·cm−3 was fabricated by using the MCZ method. This wafer was subjected to low-temperature heat-treating at 600° C. for 6 hrs to obtain 5E8 cm−3 of BMD.
  • [0039]
    This mirror wafer was used as a support substrate to form a thin-film SOI wafer having a silicon thickness (tsi) of 0.2 λm and a buried oxide film thickness (tBOX) of 0.2 μm by using a bonding method.
  • [0040]
    RF communication devices were formed on this SOI wafer by using an RF BiCOMS process. The heat-treating time of the RF communication devices during the BiCMOS process was set to 15 hrs as a value calculated assuming that the temperature was 1,000° C.
  • [0041]
    The mechanical strength of the wafer on which these RF devices were formed was evaluated by three-point bending, and found to be 11 MPa at 1,000° C.
  • (2) EXAMPLE 2
  • [0042]
    The BMD formation method was different from Example 1 described above; BMD were formed by doping 1E14 cm−3 of N2 during crystal pulling. The rest of the fabrication was the same as Example 1, so a detailed description thereof will be omitted.
  • (3) COMPARATIVE EXAMPLE 1
  • [0043]
    Unlike Examples 1 and 2 described above, no low-temperature heat-treating for BMD formation was performed. The rest of the fabrication was the same as Examples 1 and 2, so a detailed description thereof will be omitted.
  • (4) COMPARATIVE EXAMPLE 2
  • [0044]
    In Example 1 described above, RF communication devices were annealed for 40 hrs, as a value calculated assuming that the temperature was 1,000° C., during the BiCMOS process. The rest of the fabrication was the same as Examples 1 and 2, so a detailed description thereof will be omitted. The mechanical strength of a wafer on which RF communication devices were formed in accordance with Comparative Example 2 was measured and found to be 8 MPa.
  • [0045]
    The RF characteristics, the yield ratio, and the occurrence of crystal defects (slip) of each of Examples 1 and 2 and Comparative Examples 1 and 2 were examined. The results were as shown in FIG. 5.
  • [0046]
    All of Examples 1 and 2 and Comparative Examples 1 and 2 had good RF characteristics.
  • [0047]
    No crystal defects occurred in Examples 1 and 2, and the yield ratios of Examples 1 and 2 were higher by 20% than that of Comparative Example 1.
  • [0048]
    In Comparative Example 1, crystal defects occurred in the boat contact portions. In Comparative Example 2, crystal defects occurred on the entire surface to make device formation impossible. So, no semiconductor device was completed.
  • [0049]
    As described above, the results of Examples 1 and 2 show that the above-mentioned embodiment can prevent crystal defects even in the boat contact portions and improve the yield ratio.
  • [0050]
    That is, it was possible by precipitating 1E8 cm−3 or more of BMD to suppress the occurrence of slip even in the boat contact portions, thereby preventing defective devices and improving the yield. As a method of precipitating BMD in a low-[Oi] substrate, it is possible to use the method of performing low-temperature heat-treating for 5 hrs or more as in Example 1, the method of doping N2 as in Example 2, or a method of doping C.
  • [0051]
    The above embodiment is merely an example and hence does not restrict the present invention. For example, an SOI wafer is used in the above embodiment. However, a bulk wafer having a high resistivity of 500 Ω·cm or more can also be used.
  • [0052]
    As has been described above, a semiconductor device of the present invention can maintain good RF characteristics, prevent crystal defects, and improve the fabrication yield by forming a circuit in a substrate having an [Oi] of 8E17 cm−3 or less, a [BMD] of 1E8 cm−3 or more, and a resistivity of 500 Ω·cm or more. This semiconductor device can be obtained by the fabrication method of the present invention.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6873539Dec 4, 2003Mar 29, 2005Pierre FazanSemiconductor device
US6912150May 7, 2004Jun 28, 2005Lionel PortmanReference current generator, and method of programming, adjusting and/or operating same
US6925006Nov 28, 2003Aug 2, 2005Innovative Silicon S.A.Semiconductor device
US6930918Dec 1, 2003Aug 16, 2005Innovative Silicon S.A.Semiconductor device
US6934186Dec 19, 2003Aug 23, 2005Innovative Silicon S.A.Semiconductor device
US6937516Oct 28, 2003Aug 30, 2005Innovative Silicon S.A.Semiconductor device
US6969662Jun 5, 2002Nov 29, 2005Pierre FazanSemiconductor device
US6980461Feb 18, 2005Dec 27, 2005Innovative Silicon S.A.Reference current generator, and method of programming, adjusting and/or operating same
US6982918Mar 17, 2003Jan 3, 2006Pierre FazanData storage device and refreshing method for use with such device
US7061050Mar 17, 2003Jun 13, 2006Innovative Silicon S.A.Semiconductor device utilizing both fully and partially depleted devices
US7239549May 19, 2005Jul 3, 2007Innovative Silicon S.A.Semiconductor device
US7251164Oct 11, 2005Jul 31, 2007Innovative Silicon S.A.Circuitry for and method of improving statistical distribution of integrated circuits
US7268060Oct 18, 2004Sep 11, 2007S.O.I.Tec Silicon On Insulator TechnologiesMethod for fabricating a substrate with useful layer on high resistivity support
US7280399Aug 11, 2005Oct 9, 2007Innovative Silicon S.A.Semiconductor device
US7301838Dec 12, 2005Nov 27, 2007Innovative Silicon S.A.Sense amplifier circuitry and architecture to write data into and/or read from memory cells
US7355916Sep 5, 2006Apr 8, 2008Innovative Silicon S.A.Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US7476939Oct 11, 2005Jan 13, 2009Innovative Silicon Isi SaMemory cell having an electrically floating body transistor and programming technique therefor
US7486563Nov 5, 2007Feb 3, 2009Innovative Silicon Isi SaSense amplifier circuitry and architecture to write data into and/or read from memory cells
US7514748Sep 15, 2005Apr 7, 2009Innovative Silicon Isi SaSemiconductor device
US7586154Jul 31, 2007Sep 8, 2009S.O.I.Tec Silicon On Insulator TechnologiesMethod for fabricating a substrate with useful layer on high resistivity support
US7683430Mar 23, 2010Innovative Silicon Isi SaElectrically floating body memory cell and array, and method of operating or controlling same
US7732816Oct 25, 2007Jun 8, 2010Innovative Silicon Isi SaSemiconductor device
US7733693Apr 8, 2008Jun 8, 2010Innovative Silicon Isi SaSemiconductor memory device and method of operating same
US7736959Feb 12, 2008Jun 15, 2010Innovative Silicon Isi SaIntegrated circuit device, and method of fabricating same
US7824493 *Nov 2, 2010Sumitomo Mitsubishi Silicon CorporationSilicon wafer and method for manufacturing the same
US7902042Sep 9, 2005Mar 8, 2011Shin-Etsu Handotai Co., Ltd.Method of manufacturing SOI wafer and thus-manufactured SOI wafer
US7924630Oct 15, 2008Apr 12, 2011Micron Technology, Inc.Techniques for simultaneously driving a plurality of source lines
US7933140Apr 26, 2011Micron Technology, Inc.Techniques for reducing a voltage swing
US7933142Apr 30, 2007Apr 26, 2011Micron Technology, Inc.Semiconductor memory cell and array using punch-through to program and read same
US7940559May 10, 2011Micron Technology, Inc.Memory array having a programmable word length, and method of operating same
US7947543May 24, 2011Micron Technology, Inc.Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7957206Jun 7, 2011Micron Technology, Inc.Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US7969779May 18, 2009Jun 28, 2011Micron Technology, Inc.Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US8014195Feb 6, 2009Sep 6, 2011Micron Technology, Inc.Single transistor memory cell
US8064274May 27, 2008Nov 22, 2011Micron Technology, Inc.Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8069377Jun 22, 2007Nov 29, 2011Micron Technology, Inc.Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US8085594May 30, 2008Dec 27, 2011Micron Technology, Inc.Reading technique for memory cell with electrically floating body transistor
US8134867May 9, 2011Mar 13, 2012Micron Technology, Inc.Memory array having a programmable word length, and method of operating same
US8139418Mar 16, 2010Mar 20, 2012Micron Technology, Inc.Techniques for controlling a direct injection semiconductor memory device
US8174881May 8, 2012Micron Technology, Inc.Techniques for reducing disturbance in a semiconductor device
US8189376May 29, 2012Micron Technology, Inc.Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US8194487Sep 17, 2008Jun 5, 2012Micron Technology, Inc.Refreshing data of memory cells with electrically floating body transistors
US8199595Jun 12, 2012Micron Technology, Inc.Techniques for sensing a semiconductor memory device
US8213226Jul 3, 2012Micron Technology, Inc.Vertical transistor memory cell and array
US8223574Oct 15, 2009Jul 17, 2012Micron Technology, Inc.Techniques for block refreshing a semiconductor memory device
US8264041Sep 11, 2012Micron Technology, Inc.Semiconductor device with electrically floating body
US8274849May 20, 2011Sep 25, 2012Micron Technology, Inc.Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US8295078Apr 22, 2011Oct 23, 2012Micron Technology, Inc.Semiconductor memory cell and array using punch-through to program and read same
US8310893Nov 13, 2012Micron Technology, Inc.Techniques for reducing impact of array disturbs in a semiconductor memory device
US8315083Apr 22, 2011Nov 20, 2012Micron Technology Inc.Techniques for reducing a voltage swing
US8315099Jul 27, 2010Nov 20, 2012Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8319294Jan 28, 2010Nov 27, 2012Micron Technology, Inc.Techniques for providing a source line plane
US8325515Dec 4, 2012Micron Technology, Inc.Integrated circuit device
US8349662Dec 11, 2008Jan 8, 2013Micron Technology, Inc.Integrated circuit having memory cell array, and method of manufacturing same
US8351266Mar 20, 2012Jan 8, 2013Micron Technology, Inc.Techniques for controlling a direct injection semiconductor memory device
US8369177Mar 5, 2010Feb 5, 2013Micron Technology, Inc.Techniques for reading from and/or writing to a semiconductor memory device
US8395937Jun 22, 2011Mar 12, 2013Micron Technology, Inc.Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
US8400811Mar 19, 2013Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines
US8402326Mar 19, 2013Micron Technology, Inc.Integrated circuit having memory array including ECC and column redundancy and method of operating same
US8411513Dec 21, 2010Apr 2, 2013Micron Technology, Inc.Techniques for providing a semiconductor memory device having hierarchical bit lines
US8411524Apr 2, 2013Micron Technology, Inc.Techniques for refreshing a semiconductor memory device
US8416636Dec 29, 2010Apr 9, 2013Micron Technology, Inc.Techniques for controlling a semiconductor memory device
US8446794May 21, 2013Micron Technology, Inc.Refreshing data of memory cells with electrically floating body transistors
US8492209Jul 12, 2012Jul 23, 2013Micron Technology, Inc.Semiconductor device with electrically floating body
US8498157May 24, 2010Jul 30, 2013Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8508970Apr 27, 2010Aug 13, 2013Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8508994Apr 29, 2010Aug 13, 2013Micron Technology, Inc.Semiconductor device with floating gate and electrically floating body
US8518774Mar 21, 2008Aug 27, 2013Micron Technology, Inc.Manufacturing process for zero-capacitor random access memory circuits
US8531878May 17, 2011Sep 10, 2013Micron Technology, Inc.Techniques for providing a semiconductor memory device
US8536628Nov 11, 2008Sep 17, 2013Micron Technology, Inc.Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8537610Jul 12, 2010Sep 17, 2013Micron Technology, Inc.Techniques for providing a semiconductor memory device
US8547738Mar 14, 2011Oct 1, 2013Micron Technology, Inc.Techniques for providing a semiconductor memory device
US8576631Mar 1, 2011Nov 5, 2013Micron Technology, Inc.Techniques for sensing a semiconductor memory device
US8587996Jul 26, 2010Nov 19, 2013Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8630126Feb 22, 2011Jan 14, 2014Micron Technology, Inc.Techniques for refreshing a semiconductor memory device
US8659948Dec 23, 2011Feb 25, 2014Micron Technology, Inc.Techniques for reading a memory cell with electrically floating body transistor
US8659956Nov 22, 2011Feb 25, 2014Micron Technology, Inc.Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8710566Mar 4, 2010Apr 29, 2014Micron Technology, Inc.Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
US8748959Mar 31, 2010Jun 10, 2014Micron Technology, Inc.Semiconductor memory device
US8758505Mar 22, 2010Jun 24, 2014Sumitomo Mitsubishi Silicon CorporationSilicon wafer and method for manufacturing the same
US8760906Nov 1, 2013Jun 24, 2014Micron Technology, Inc.Techniques for reducing disturbance in a semiconductor memory device
US8773933Mar 16, 2012Jul 8, 2014Micron Technology, Inc.Techniques for accessing memory cells
US8790968May 23, 2011Jul 29, 2014Micron Technology, Inc.Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US8792276Aug 12, 2013Jul 29, 2014Micron Technology, Inc.Semiconductor device with floating gate and electrically floating body
US8796770Jul 23, 2013Aug 5, 2014Micron Technology, Inc.Semiconductor device with electrically floating body
US8797819May 21, 2013Aug 5, 2014Micron Technology, Inc.Refreshing data of memory cells with electrically floating body transistors
US8817534May 21, 2013Aug 26, 2014Micron Technology, Inc.Techniques for providing a semiconductor memory device
US8861247Aug 12, 2013Oct 14, 2014Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8873283Oct 5, 2009Oct 28, 2014Micron Technology, Inc.Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US8947965Nov 19, 2012Feb 3, 2015Micron Technology Inc.Techniques for providing a direct injection semiconductor memory device
US8964461Nov 19, 2013Feb 24, 2015Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US8964479Nov 4, 2013Feb 24, 2015Micron Technology, Inc.Techniques for sensing a semiconductor memory device
US8982633Jul 30, 2013Mar 17, 2015Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US9019759Oct 1, 2013Apr 28, 2015Micron Technology, Inc.Techniques for providing a semiconductor memory device
US9019788Jul 7, 2014Apr 28, 2015Micron Technology, Inc.Techniques for accessing memory cells
US9064730Apr 28, 2014Jun 23, 2015Micron Technology, Inc.Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
US9076543Feb 1, 2010Jul 7, 2015Micron Technology, Inc.Techniques for providing a direct injection semiconductor memory device
US9093311Jun 9, 2014Jul 28, 2015Micron Technology, Inc.Techniques for providing a semiconductor memory device
US9142264Jan 13, 2014Sep 22, 2015Micron Technology, Inc.Techniques for refreshing a semiconductor memory device
US9240496Jul 28, 2014Jan 19, 2016Micron Technology, Inc.Semiconductor device with floating gate and electrically floating body
US9257155Feb 24, 2014Feb 9, 2016Micron Technology, Inc.Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US9263133Aug 30, 2013Feb 16, 2016Micron Technology, Inc.Techniques for providing a semiconductor memory device
US9276000Aug 26, 2013Mar 1, 2016Micron Technology, Inc.Manufacturing process for zero-capacitor random access memory circuits
US9331083Aug 13, 2014May 3, 2016Micron Technology, Inc.Techniques for providing a semiconductor memory device
US20040021137 *Jun 5, 2002Feb 5, 2004Pierre FazanSemiconductor device
US20060016385 *Jul 20, 2005Jan 26, 2006Sumitomo Mitsubishi Silicon CorporationSilicon wafer and method for manufacturing the same
US20070269663 *Jul 31, 2007Nov 22, 2007Bruno GhyselenMethod for fabricating a substrate with useful layer on high resistivity support
US20080073719 *Oct 25, 2007Mar 27, 2008Pierre FazanSemiconductor device
US20080128851 *Sep 9, 2005Jun 5, 2008Shin-Etsu Handotai Co., Ltd.Method Of Manufacturing Soi Wafer And Thus-Manufactured Soi Wafer
US20080165577 *Sep 28, 2007Jul 10, 2008Pierre FazanSemiconductor device
US20100178753 *Mar 22, 2010Jul 15, 2010Sumitomo Mitsubishi Silicon CorporationSilicon wafer and method for manufacturing the same
Classifications
U.S. Classification438/479, 257/E29.107, 257/E21.321
International ClassificationH01L21/322, C30B29/06, H01L29/32, H01L21/324
Cooperative ClassificationH01L29/32, H01L21/3225
European ClassificationH01L21/322B8, H01L29/32
Legal Events
DateCodeEventDescription
Jun 25, 2001ASAssignment
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMADA, HIROAKI;FUJII, OSAMU;REEL/FRAME:011930/0628
Effective date: 20010604
Dec 9, 2005FPAYFee payment
Year of fee payment: 4
Dec 2, 2009FPAYFee payment
Year of fee payment: 8
Dec 4, 2013FPAYFee payment
Year of fee payment: 12