Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020000665 A1
Publication typeApplication
Application numberUS 09/285,666
Publication dateJan 3, 2002
Filing dateApr 5, 1999
Priority dateApr 5, 1999
Also published asCN1192430C, CN1269607A, US6713381, US20020093098
Publication number09285666, 285666, US 2002/0000665 A1, US 2002/000665 A1, US 20020000665 A1, US 20020000665A1, US 2002000665 A1, US 2002000665A1, US-A1-20020000665, US-A1-2002000665, US2002/0000665A1, US2002/000665A1, US20020000665 A1, US20020000665A1, US2002000665 A1, US2002000665A1
InventorsAlexander L. Barr, Suresh Venkatesan, David B. Clegg, Rebecca G. Cole, Olubunmi Adetutu, Stuart E. Greer, Brian G. Anthony, Ramnath Venkatraman, Gregor Braeckelmann, Douglas M. Reber, Stephen R. Crown
Original AssigneeAlexander L. Barr, Suresh Venkatesan, David B. Clegg, Rebecca G. Cole, Olubunmi Adetutu, Stuart E. Greer, Brian G. Anthony, Ramnath Venkatraman, Gregor Braeckelmann, Douglas M. Reber, Stephen R. Crown
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device conductive bump and interconnect barrier
US 20020000665 A1
Abstract
An interconnect overlies a semiconductor device substrate (10). In one embodiment, a conductive barrier layer overlies a portion of the interconnect, a passivation layer (92) overlies the conductive barrier layer and the passivation layer (92) has an opening that exposes portions of the conductive barrier layer (82). In an alternate embodiment a passivation layer (22) overlies the interconnect, the passivation layer (22) has an opening (24) that exposes the interconnect and a conductive barrier layer (32) overlies the interconnect within the opening (24).
Images(7)
Previous page
Next page
Claims(31)
What is claimed is:
1. A semiconductor device, comprising:
a first interconnect that overlies a semiconductor device substrate;
a insulating barrier layer that overlies the first interconnect;
a second interconnect that overlies portions of the first interconnect and the insulating barrier layer;
a conductive barrier layer that overlies a portion the second interconnect, the conductive barrier layer extending beyond an edge region of the portion of the second interconnect; and
a passivation layer that overlies the conductive barrier layer, the passivation layer having an opening that exposes portions of the conductive barrier layer.
2. The semiconductor device of claim 1, wherein the second interconnect includes mostly copper.
3. The semiconductor device of claim 1, wherein the conductive barrier layer includes a refractory metal nitride.
4. The semiconductor device of claim 1, wherein the conductive barrier layer includes a material selected from a group consisting of titanium, tantalum, tungsten, iridium, and nickel.
5. The semiconductor device of claim 1, further comprising an oxidation-resistant layer that overlies the conductive barrier layer.
6. The semiconductor device of claim 5, wherein the oxidation-resistant layer includes nitrogen.
7. The semiconductor device of claim 5, wherein the oxidation-resistant layer is a silicon layer.
8. The semiconductor device of claim 1, wherein the portion of the second interconnect is further characterized as a bond pad.
9. The semiconductor device of claim 8, wherein a portion of the conductive barrier layer is a laser-alterable connection between at least two conductive regions.
10. The semiconductor device of claim 8, further comprising
a conductive bump that overlies the bond pad.
11. A semiconductor device, comprising:
an interconnect over a semiconductor device substrate;
a passivation layer that overlies the interconnect, the passivation layer having an opening that exposes a portion of the interconnect; and
a conductive barrier layer within the opening that overlies the portion of the interconnect.
12. The semiconductor device of claim 11, wherein the conductive barrier layer covers a sidewall portion of the opening.
13. The semiconductor device of claim 12, wherein the conductive barrier layer extends over a surface portion of the passivation layer adjacent the sidewall portion.
14. The semiconductor device of claim 11, wherein the interconnect includes mostly copper.
15. The semiconductor device of claim 11, wherein the conductive barrier layer includes a refractory metal nitride.
16. The semiconductor device of claim 11, wherein the conductive barrier layer includes a material selected from a group consisting of tantalum, titanium, tungsten, iridium, and nickel.
17. The semiconductor device of claim 11, further comprising forming an oxidation-resistant layer over the conductive barrier layer.
18. The semiconductor device of claim 17, wherein the oxidation-resistant layer includes nitrogen.
19. The semiconductor device of claim 17, wherein the oxidation-resistant layer is a silicon layer.
20. The semiconductor device of claim 11, further comprising a conductive bump over the conductive barrier layer.
21. A method of forming a semiconductor device comprising:
forming a first interconnect overlying a semiconductor device substrate;
forming an insulating barrier layer overlying the first interconnect;
forming a second interconnect overlying portions of the first interconnect and the insulating barrier layer;
forming a conductive barrier layer overlying a portion of the second interconnect, the conductive barrier layer extending beyond an edge region of the portion of the second interconnect;
forming a passivation layer overlying the conductive barrier layer; and
forming an opening in the passivation layer, wherein the opening exposes portions of the conductive barrier layer.
22. The method of claim 21, further comprising forming an oxidation-resistant layer overlying conductive barrier layer.
23. The method of claim 22, wherein the oxidation-resistant layer includes a material selected from a group consisting of nitrogen and silicon.
24. The method of claim 21, wherein a portion of the conductive barrier layer forms a laser-alterable connection between at least two conductive regions.
25. The method of claim 21, wherein forming an opening in the passivation layer further comprises:
forming a partial opening in the passivation layer, wherein a depth of the partial opening is less than a thickness of the passivation layer in a region of the passivation layer where the partial opening is formed;
forming a die coat layer over the passivation layer;
forming an opening in the die coat layer, wherein forming the opening in the die coat layer exposes the partial opening in the passivation layer; and
etching the partial opening in the passivation layer to expose an underlying layer after forming an opening in the die coat layer.
26. The method of claim 21, further comprising:
removing a portion of the conductive barrier layer after forming an opening in the passivation layer, wherein the portion of the conductive barrier layer has a depth; and
forming a conductive bump over the conductive barrier layer after removing a portion of the conductive barrier layer.
27. The method of claim 26, wherein the depth is in a range of approximately 20-40 nanometers.
28. A method of forming a semiconductor device, comprising:
forming an interconnect over a semiconductor device substrate;
forming a passivation layer over the interconnect;
forming an opening in the passivation layer, the opening exposing portions of the interconnect; and
forming a conductive barrier layer within the opening, the conductive barrier layer overlying exposed portions of the interconnect.
29. The method of claim 28, further comprising forming an oxidation-resistant layer over the conductive barrier layer, wherein the oxidation-resistant layer includes a material selected from a group consisting of nitrogen and silicon.
30. The method of claim 28, wherein the conductive barrier layer covers a sidewall portion of the opening and extends over a surface portion of the passivation layer adjacent the sidewall portion.
31. The method of claim 28, wherein the interconnect includes copper.
Description
    FIELD OF THE INVENTION
  • [0001]
    This invention relates in general to processes for forming semiconductor devices, and more particularly to processes for forming semiconductor devices including interconnect barrier layers.
  • RELATED ART
  • [0002]
    Forming conductive bumps over semiconductor device bond pads is becoming increasingly common as the sizes and packages of the semiconductor devices continue to shrink. The bumps are used instead of wires to electrically connect the bond pads to their respective packaging leads. One specific type of bump includes a controlled-collapse chip-connection (C4) bump. Bumps generally require that a pad limiting metal layer be formed between the bond pad and the bump. Pad limiting metal layers typically include chrome and chromium alloys. However, these chromium-containing films can have defects, such as cracks and irregular grain boundaries, which limit the ability of the chromium layer to adequately separate the bond pad and the bump materials.
  • [0003]
    The bump typically includes elements such as tin (Sn) and lead (Pb). In the event the barrier fails to keep the bond pad and the bump separated, material from the bond pad can react with the lead or tin in the bump and intermetallic alloys of these materials can be formed. If the bond pad includes a copper-containing material, a brittle intermetallic alloy can be the result. The brittle intermetallic alloy can subsequently crack and result in bump failure. In addition, voids can form as a result of the alloying process and degrade adhesion between the bond pad and the bump. In extreme cases this can produce high resistance that can negatively impact the semiconductor device's performance and even result in failure of the semiconductor device.
  • BRIEF DESCRIPTION OF THE FIGURES
  • [0004]
    The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:
  • [0005]
    FIGS. 1-7 include illustrations of cross-sectional views of forming a semiconductor device having copper interconnects and bumps in accordance with a first set of embodiments.
  • [0006]
    FIGS. 8-12 include illustrations of cross-sectional views of forming a semiconductor device having copper interconnects and bumps in accordance with a second set of embodiments.
  • [0007]
    Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of embodiments of the present invention.
  • DETAILED DESCRIPTION
  • [0008]
    In accordance with embodiments of the present invention a semiconductor device and its method of formation are disclosed. In one embodiment, a conductive barrier layer overlies an interconnect, a passivation layer overlies the conductive barrier layer, and the passivation layer has an opening that exposes portions of the conductive barrier layer. In an alternate embodiment, a passivation layer overlies the interconnect, the passivation layer has an opening that exposes the interconnect, and a conductive barrier layer overlies the interconnect within the opening.
  • [0009]
    [0009]FIG. 1 includes an illustration of a cross-sectional view of a portion of a semiconductor device. The semiconductor device includes a semiconductor device substrate 100, field isolation regions 102, and doped regions 104 formed within the semiconductor device substrate 100. A gate dielectric layer 106 overlies portions of the semiconductor device substrate 100 and a gate electrode 108 overlies the gate dielectric layer 106.
  • [0010]
    A first interlevel dielectric layer (ILD) 110 is formed over the gate electrode 108 and the semiconductor device substrate 100. The first interlevel dielectric layer 110 is pattered to form dual inlaid openings that are filled with a adhesion/barrier layer 112 and a copper fill material 114. The adhesion/barrier layer 112 is typically a refractory metal, a refractory metal nitride, or a combination of refractory metals or their nitrides. The copper fill material 114 is typically copper or a copper alloy, wherein the copper content is at least 90 atomic percent. The copper can be alloyed with magnesium, sulfur, carbon, or the like to improve adhesion, electromigration, or other properties of the interconnect. After depositing the adhesion/barrier layer 112 and the copper fill material 114, the substrate is polished to remove portions of the adhesion/barrier layer 112 and copper fill material 114 outside of the opening.
  • [0011]
    After forming the first interconnect level, an insulating barrier layer 122 is formed over the copper filled interconnect and first ILD layer 110. This insulating barrier layer 122 includes silicon nitride, silicon oxynitride or the like. Using an insulating material to form the insulating barrier layer 122 eliminates the need to form additional patterning and etch processes that would otherwise be required to electrically isolate the interconnects from one another if a conductive barrier would be used. A second ILD layer 124 is formed over the insulating barrier layer 122. A dual inlaid interconnect comprising a conductive adhesion/barrier layer 126 and a copper fill material 128 is formed within the second ILD 124. The dual inlaid interconnect is formed using processes and materials similar to those used to form the dual inlaid interconnect structure in the first ILD layer 110.
  • [0012]
    A passivation layer 22 is then formed over the second ILD layer 124 and the dual inlaid interconnect, as shown in FIG. 2. The passivation layer can include one or more films of silicon nitride, silicon oxynitride, silicon dioxide, or the like. Portions of the passivation layer 22 closest to the copper fill material 128 typically include silicon nitride or a silicon oxynitride film having a higher concentration of atomic nitrogen relative to atomic oxygen. The passivation layer 22 is patterned to form a bond pad opening 24 that extends through the passivation layer to the copper fill material 128.
  • [0013]
    A conductive barrier layer 32 is deposited over the passivation layer 22 and the copper fill material 128, as shown in FIG. 3. The conductive barrier layer 32 can be deposited using processes that can include chemical vapor deposition, physical vapor deposition, evaporation deposition, electroplating, electroless plating, or the like. The thickness of this layer is generally in a range of approximately 50 to 300 nanometers (nm). Typically, the conductive barrier layer 32 includes a refractory metal, a refractory metal nitride, or a combination thereof. In one embodiment the conductive barrier layer 32 includes a combination of titanium (Ti) and titanium nitride (TiN). The titanium/titanium nitride stack improves adhesion to the underlying copper fill material 128 and passivation layer 22. Additionally, the titanium nitride forms a barrier that prevents the copper fill material from reacting with subsequently deposited conductive bumps. Alternatively, the conductive barrier layer 32 can include other materials such as tantalum (Ta), tantalum nitride (TaN), tungsten (W), titanium tungsten nitride (TiWN), titanium tungsten (TiW), tungsten nitride (WN), molybdenum nitride (MoN), cobalt nitride (CoN), or a combination of thereof. In other embodiments, oxygen tolerant materials can be used. These materials can include platinum (Pt), palladium (Pd), nickel (Ni), conductive metal oxides or their corresponding metals, or the like. The conductive metal oxides and their corresponding metals can further include iridium (Ir) and iridium oxide (IrO2); ruthenium (Ru) and ruthenium oxide (RuO2); rhenium (Re) and rhenium oxide (ReO2 and ReO3) or osmium (Os) and osmium oxide (OsO2).
  • [0014]
    A resist layer 34 is then formed over the conductive barrier layer 32. The resist layer 34 exposes portions of the conductive barrier layer 32 overlying the passivation layer 22. The resist is formed such that it covers the bond pad opening 34. In addition, it can also be patterned to extend slightly over surface portions of the conductive barrier layer 32 lying above passivation layer 22, as shown in FIG. 3.
  • [0015]
    The conductive barrier layer 32 is then etched, using conventional etching processes, to remove the exposed portions of the conductive barrier layer 32 overlying passivation layer 22. After the etch, the patterned resist layer 34 is removed using a plasma ashing process or, alternatively, using a wet chemical process that uses organic chemicals, such as N-methyl-2-pyrrolidone, acetone, methyl isobutyl ketone (MIBK) or the like.
  • [0016]
    Alternatively, if a plating process such as electroplating or electroless plating is used to form the conductive barrier layer, the previously described patterning process may not be necessary. Instead, the conductive barrier layer can be plated directly over the exposed portions of the copper fill material 128 after forming opening 24. If so desired, plating can proceed to the extent where the plated material overlies a portion of the passivation layer to form the conductive barrier layer 32, as shown in FIG. 4.
  • [0017]
    A die coat layer 52 is then formed over the semiconductor device and patterned to form a die coat opening 54 overlying the bond pad opening 24, as shown in FIG. 5. In this specific embodiment, the peripheral portion of the conductive barrier layer 32 have edges that are exposed within the die coat opening 54. The die coat layer 52 can be formed as a photo-imagable polyimide film or, alternatively, as a polyimide film that is patterned using conventional resist and etch processing.
  • [0018]
    Prior to forming a pad limiting metal layer 62, as shown in FIG. 6, exposed portions of the conductive barrier layer 32 are processed through a radio frequency (RF) sputter clean. The RF sputter clean improves contact resistance between the barrier layer and the pad limiting metal layer 62 by removing uppermost portions of the conductive barrier layer 32 that can contain impurities, such as oxygen, carbon, fluorine, and chlorine. In one embodiment, the RF sputter clean process is performed as part of an in-situ process prior to depositing the pad limiting metal (underbump) layer. In one embodiment, the processing parameters for performing the RF sputter clean are as follows: RF power is in a range of approximately 1200 to 1500 Watts (W), direct current (DC) bias voltage is in a range of approximately −300 to −600 volts (V), pressure is in a range of approximately 0.1 to 0.5 Pascals, and time is in a range of approximately 150 to 250 seconds. The RF sputter clean process removes approximately 20-40 nm of barrier material from the surface of the barrier layer 32.
  • [0019]
    The pad limiting metal layer 62 is then formed within the die coat opening 54 as illustrated in FIG. 6. A Pad limiting metal layer typically includes a functional combination of films that can include an adhesion film, an intermediate coupling/solderable film and an antioxidation barrier film. In one embodiment, the pad limiting metal layer 62 includes a composite of four different films: a chromium film 622, a chromium-copper alloy film 624, a copper film 626, and a gold film 628. The chromium film 622 and the chromium-copper alloy film 624 each have a thickness in a range of approximately 50 to 500 nm, the copper film 626 has a thickness in a range of approximately 700 to 1300 nm, and the gold film 628 has a thickness in a range of 80 to 140 nm. Alternatively, the pad limiting metal can include other combinations of films such as a composite of titanium, copper and gold or a composite of titanium, nickel, copper and gold. The pad limiting metal layer 62 is typically formed by evaporation using a shadow mask. However, other methods, such as sputtering can alternatively be used to form the pad limiting metal.
  • [0020]
    In accordance with one embodiment, following the formation of pad limiting metal layer, a bump material, such as a lead tin solder material 72 is deposited over the pad limiting metal layer 62 as shown in FIG. 7. The lead tin solder material 72 can be evaporated using a shadow mask or, alternatively, it can be formed using other conventional methods, such as plating or solderjetting. A reflow processing step is then performed to round the corners of the lead tin solder material 72 and form the bump as shown in FIG. 7.
  • [0021]
    At this point in the process, a substantially completed semiconductor device has been made. This device can subsequently be attached to a packaging substrate such as a flip chip or ball grid array package. Although not shown, other levels of interconnects can be formed as needed. Similarly, other interconnects can also be made to the gate electrode 108 and the doped region 104. If additional interconnects would be formed, they would be formed using processes similar to those used to form and deposit insulator barrier layer 122, second ILD layer 124, adhesion/barrier layer 126, and copper fill material 128.
  • [0022]
    FIGS. 8-12 illustrate an alternative embodiment of the present invention. Referring to FIG. 8, a conductive barrier layer 82 is formed over the second ILD layer 124 and copper fill material 128. The conductive barrier layer 82 is formed by any of the methods or materials described in forming the conductive barrier layer 32 as first shown in FIG. 3. The thickness of the conductive barrier layer 82 is typically in a range of approximately 50 to 300 nm. In this particular embodiment, an optional oxidation-resistant layer 84 is then formed over the conductive barrier layer 82. The oxidation-resistant layer can include any material that either prevents oxidation of the underlying layer or is more readily oxidized in preference to the underlying layer. Examples of materials that can be used include silicon nitride, polysilicon, amorphous silicon, or a conductive metal oxide or its corresponding conductive metal. The oxidation-resistant layer 84 has a thickness in a range of approximately 10-50 nm. A resist layer 86 is then formed over the conductive barrier layer 82 and the oxidation-resistant layer 84. The resist layer 86 is patterned to cover portions of the conductive barrier layer 82 and the oxidation-resistant layer 84 overlying the copper fill material 128 and the adhesion/barrier layer 126.
  • [0023]
    The unpatterned portions of conductive barrier layer 82 and oxidation-resistant layer 84 are then removed using conventional etching processes. The resist is then removed, and a passivation layer 92 is formed over the stack comprising conductive barrier layer 82 and oxidation-resistant layer 84, and portions of the dielectric layer 124 as shown in FIG. 9. The passivation layer 92 is similar to the passivation layer 22, first introduced in FIG. 2. In this particular embodiment, the passivation layer 92 is patterned to form a bond pad opening 94. As illustrated in FIG. 9, not all of the passivation layer within the bond pad opening is removed. Therefore, the bond pad opening is only partially formed during the patterning process. A residual portion 96 is left to remain over the oxidation-resistant layer 84 after patterning in complete.
  • [0024]
    A die coat layer 1001 is then formed and patterned to form a die coat opening 1003, as shown in FIG. 10. The die coat layer 1001 is similar to the die coat 52, as first introduced in FIG. 5. The die coat opening 1003 exposes portions of the passivation layer 92, including the residual portion 96. After forming the die coat opening 1003, an etch is performed to remove the residual portion 96 and the underlying oxidation-resistant layer 84. This forms the die coat opening 1103, as shown in FIG. 11. During this etch, portions of the passivation layer 92 exposed by the die coat layer 1001 are also etched, as indicated by the removed passivation layer portions 1102. In one particular embodiment, the passivation layer 92 includes silicon and nitrogen, such as silicon nitride or silicon oxynitride, and the oxidation-resistant layer 84 includes silicon nitride. Therefore, the same or similar etch chemistries can be used to remove the residual portions 96 of the passivation layer 92 and the oxidation-resistant layer 84.
  • [0025]
    Processing is continued to form a substantially completed device as shown in FIG. 12. A pad limiting metal layer 1220 is formed similar to the one previously described and includes the chromium film 1222, the chromium-copper alloy film 1224, copper film 1226, and gold film 1228, and the lead tin solder 1230. If necessary, an RF sputter cleaning process, similar to that described previously, can be used to prepare the surface of the barrier layer prior to forming the pad limiting metal layer 1220. In this particular embodiment, a reflow step is performed to round the shape of the lead tin solder, giving it a dome-like appearance, as shown in FIG. 12.
  • [0026]
    In the embodiments described in FIGS. 9-12, the insulating barrier layer 122 is used for all interconnect levels except for the uppermost interconnect level. The uppermost interconnect level is the interconnect level over which the bond pads are formed. Therefore, it is the only interconnect level that uses the conductive barrier layer 82.
  • [0027]
    There are many other embodiments that are possible with the present invention. Turning to FIG. 3, the conductive barrier layer 32 can also include an overlying oxidation-resistant layer similar to the oxidation-resistant layer 84 described in the second set of embodiments in FIGS. 8-12. Similarly, the second set of embodiments do not necessarily require the use of the oxidation-resistant layer 84 because the residual portion 96 of the passivation layer 92 allows an oxygen-containing plasma to be used without damaging the conductive barrier layer 82. This can be important when the conductive barrier layers 82 or 32 include tantalum nitride, titanium nitride, or the like, which can adversely react with oxygen-containing plasmas or other chemicals used to remove or develop resist or polyimide. Examples of these chemicals can include tetramethyl ammonium hydroxide, N-methyl-2-pyrrolidone, acetone, MIBK, and the like.
  • [0028]
    In addition to forming the conductive barrier layer over the bond pad as described in FIGS. 9-12, the conductive barrier material can also be used to form focused energy-alterable, or laser-alterable, connections between conductive regions of the semiconductor device. The conductivity of these connections can be modified, using the laser, to program or adjust the circuitry of the device.
  • [0029]
    Forming the laser-alterable connections using the conductive barrier layer has advantages over the prior art. The conductive barrier layer is typically much thinner, less thermally conductive, and less reflective than the interconnect layer, which is normally used to form the laser-alterable connection. The conductive barrier layer is also self-passivating as compared to the interconnect layer. Therefore, reliability of the laser alteration is generally improved because the potential for shorting after laser alteration is reduced. In addition the laser-alterable connection is formed closer to uppermost surface of the semiconductor device. This allows the laser to use less power to affect the conductivity of the laser-alterable connection, which correspondingly reduces the potential of causing shorts, damaging adjacent connections, and damaging the surrounding passivation layer. Furthermore, the conductive barrier layer and the laser-alterable connections can be formed simultaneously using the same layer. Therefore, the process integration requires no additional processing steps.
  • [0030]
    Although specific materials were listed with respect to the pad limiting metal layer 62, other materials and other variations of this integration scheme can alternatively be used. For example, the conductive barrier layer can be incorporated as part of the pad limiting metal layer. In this case, it can be evaporated or sputtered onto the wafer before forming the other respective pad limiting metal layer films. In yet another embodiment, the pad limiting metal layer and the solder material can collectively be formed by physical vapor deposition or by jet printing, whereby individual molten solder drops are deposited into place by an orifice.
  • [0031]
    The embodiments described herein can be integrated into an existing process flow without a need to use exotic materials, develop new processes, or purchase new processing equipment. The conductive barrier layers 32 and 82 are sufficient to prevent the copper from the interconnect and the lead tin solder from the bump from reacting with each other. Therefore, integrity is maintained at the interface between the bump and the interconnect. This improves the mechanical integrity of the bump as well as helps to reduce the electrical resistance between the bump and the interconnect.
  • [0032]
    In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention. Benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6577011 *Nov 17, 2000Jun 10, 2003International Business Machines CorporationChip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same
US6753605 *Dec 4, 2000Jun 22, 2004Fairchild Semiconductor CorporationPassivation scheme for bumped wafers
US6798050 *Sep 18, 2000Sep 28, 2004Kabushiki Kaisha ToshibaSemiconductor device having semiconductor element with copper pad mounted on wiring substrate and method for fabricating the same
US6828680 *Mar 23, 2001Dec 7, 2004Infineon Technologies AgIntegrated circuit configuration using spacers as a diffusion barrier and method of producing such an integrated circuit configuration
US6893959May 5, 2003May 17, 2005Infineon Technologies AgMethod to form selective cap layers on metal features with narrow spaces
US6900545 *Mar 16, 2000May 31, 2005International Business Machines CorporationVariable thickness pads on a substrate surface
US6998338Aug 22, 2003Feb 14, 2006Infineon Technologies AgMethod of producing an integrated circuit configuration
US7008868 *Apr 5, 2004Mar 7, 2006Fairchild Semiconductor CorporationPassivation scheme for bumped wafers
US7205221 *Nov 6, 2002Apr 17, 2007Micron Technology, Inc.Under bump metallization pad and solder bump connections
US7230338 *Jun 2, 2005Jun 12, 2007Seiko Epson CorporationSemiconductor device that improves electrical connection reliability
US7279720 *Jun 8, 2004Oct 9, 2007Intel CorporationLarge bumps for optical flip chips
US7312535 *Mar 18, 2004Dec 25, 2007Nec Electronics CorporationSemiconductor device having an anti-oxidizing layer that inhibits corrosion of an interconnect layer
US7319270 *Aug 30, 2004Jan 15, 2008Infineon Technologies AgMulti-layer electrode and method of forming the same
US7446418 *Jun 2, 2005Nov 4, 2008Fujitsu LimitedSemiconductor device for preventing defective filling of interconnection and cracking of insulating film
US7459761 *Mar 29, 2005Dec 2, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US7560814Jul 14, 2009Seiko Epson CorporationSemiconductor device that improves electrical connection reliability
US7598569 *May 5, 2006Oct 6, 2009Seiko Epson CorporationSemiconductor device
US7665652Feb 23, 2010Unitive International LimitedElectronic devices including metallurgy structures for wire and solder bonding
US7674701Mar 9, 2010Amkor Technology, Inc.Methods of forming metal layers using multi-layer lift-off patterns
US7755196 *Jul 13, 2010Infineon Technologies AgMethod for production of an integrated circuit bar arrangement, in particular comprising a capacitor assembly, as well as an integrated circuit arrangement
US7839000Nov 23, 2010Unitive International LimitedSolder structures including barrier layers with nickel and/or copper
US7863654Sep 3, 2008Jan 4, 2011Megica CorporationTop layers of metal for high performance IC's
US7879715Oct 8, 2007Feb 1, 2011Unitive International LimitedMethods of forming electronic structures including conductive shunt layers and related structures
US7884479Aug 16, 2007Feb 8, 2011Megica CorporationTop layers of metal for high performance IC's
US7932615Apr 26, 2011Amkor Technology, Inc.Electronic devices including solder bumps on compliant dielectric layers
US7960269Jul 24, 2006Jun 14, 2011Megica CorporationMethod for forming a double embossing structure
US7973629Oct 31, 2007Jul 5, 2011Megica CorporationMethod for making high-performance RF integrated circuits
US7999384Jul 27, 2007Aug 16, 2011Megica CorporationTop layers of metal for high performance IC's
US8008775Aug 30, 2011Megica CorporationPost passivation interconnection structures
US8018060Sep 13, 2011Megica CorporationPost passivation interconnection process and structures
US8022545Sep 20, 2011Megica CorporationTop layers of metal for high performance IC's
US8178435 *May 15, 2012Megica CorporationHigh performance system-on-chip inductor using post passivation process
US8193636Jun 5, 2012Megica CorporationChip assembly with interconnection by metal bump
US8283247Oct 9, 2012Advanced Micro Devices, Inc.Semiconductor device including a die region designed for aluminum-free solder bump connection and a test structure designed for aluminum-free wire bonding
US8294269Dec 8, 2010Oct 23, 2012Unitive InternationalElectronic structures including conductive layers comprising copper and having a thickness of at least 0.5 micrometers
US8384189Aug 6, 2008Feb 26, 2013Megica CorporationHigh performance system-on-chip using post passivation process
US8384508Feb 26, 2013Megica CorporationMethod for making high-performance RF integrated circuits
US8410613 *Apr 2, 2013Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped pattern
US8415800Apr 9, 2013Megica CorporationTop layers of metal for high performance IC's
US8421227 *Apr 16, 2013Megica CorporationSemiconductor chip structure
US8471384Aug 21, 2007Jun 25, 2013Megica CorporationTop layers of metal for high performance IC's
US8487400Oct 23, 2007Jul 16, 2013Megica CorporationHigh performance system-on-chip using post passivation process
US8531038Jul 27, 2007Sep 10, 2013Megica CorporationTop layers of metal for high performance IC's
US8536703 *Mar 21, 2011Sep 17, 2013Samsung Electronics Co., Ltd.Semiconductor devices and electronic systems
US8552559Mar 23, 2005Oct 8, 2013Megica CorporationVery thick metal interconnection scheme in IC chips
US8581366 *Oct 4, 2012Nov 12, 2013Semiconductor Manufacturing International (Shanghai) CorporationMethod and system for forming conductive bumping with copper interconnection
US8592977 *Jun 28, 2007Nov 26, 2013Megit Acquisition Corp.Integrated circuit (IC) chip and method for fabricating the same
US8633594Jul 13, 2012Jan 21, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8633595Jul 13, 2012Jan 21, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8791576Jul 13, 2012Jul 29, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8828888Mar 15, 2012Sep 9, 2014Globalfoundries Inc.Protection of reactive metal surfaces of semiconductor devices during shipping by providing an additional protection layer
US8829681Jul 13, 2012Sep 9, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8841140May 18, 2007Sep 23, 2014Advanced Micro Devices, Inc.Technique for forming a passivation layer without a terminal metal
US8841775Mar 15, 2013Sep 23, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8847403Feb 28, 2013Sep 30, 2014Fujitsu Semiconductor LimitedSemiconductor device including two groove-shaped patterns
US8853861Feb 28, 2013Oct 7, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8872347Jul 13, 2012Oct 28, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8872352Feb 28, 2013Oct 28, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8872353Feb 28, 2013Oct 28, 2014Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US8878365Oct 14, 2011Nov 4, 2014Seiko Epson CorporationSemiconductor device having a conductive layer reliably formed under an electrode pad
US9082771Jan 31, 2014Jul 14, 2015Fujitsu Semiconductor LimitedSemiconductor device including two groove-shaped patterns that include two bent portions
US9105640Jan 31, 2014Aug 11, 2015Fujitsu Semiconductor LimitedSemiconductor device including two groove-shaped patterns
US9224689Jun 20, 2014Dec 29, 2015Socionext Inc.Semiconductor device having groove-shaped via-hole
US9224690Jun 20, 2014Dec 29, 2015Socionext Inc.Semiconductor device having groove-shaped via-hole
US9252331 *Sep 4, 2008Feb 2, 2016Osram Opto Semiconductors GmbhThin-film LED having a mirror layer and method for the production thereof
US20010026952 *Mar 23, 2001Oct 4, 2001Manfred EngelhardtIntegrated circuit configuration and production method
US20020015128 *Jun 20, 2001Feb 7, 2002Hirokazu SakaguchiLCD driver IC chip
US20020066959 *Dec 4, 2000Jun 6, 2002Rajeev JoshiPassivation scheme for bumped wafers
US20020142576 *May 8, 2002Oct 3, 2002Hitachi, Ltd.Semiconductor integrated circuit device and manufacturing method of semiconductor integrated circuit device
US20030222295 *May 27, 2003Dec 4, 2003Megic CorporationHigh performance system-on-chip inductor using post passivation process
US20040038507 *Aug 22, 2003Feb 26, 2004Infineon Technologies AgMethod of producing an integrated circuit configuration
US20040053483 *Jun 23, 2003Mar 18, 2004Nair Krishna K.Methods of forming electronic structures including conductive shunt layers and related structures
US20040188851 *Mar 18, 2004Sep 30, 2004Nec Electronics CorporationSemiconductor device and method for manufacturing same
US20040206801 *May 3, 2004Oct 21, 2004Mis J. DanielElectronic devices including metallurgy structures for wire and solder bonding
US20040209406 *Feb 17, 2004Oct 21, 2004Jong-Rong JanMethods of selectively bumping integrated circuit substrates and related structures
US20040224497 *May 5, 2003Nov 11, 2004Hans-Joachim BarthMethod to form selective cap layers on metal features with narrow spaces
US20040238955 *Jun 29, 2004Dec 2, 2004Kabushiki Kaisha ToshibaSemiconductor device and method of fabricating the same
US20040241977 *Apr 5, 2004Dec 2, 2004Fairchild Semiconductor CorporationPassivation scheme for bumped wafers
US20050023590 *Aug 30, 2004Feb 3, 2005Jingyu LianMulti-layer electrode and method of forming the same
US20050082552 *Jun 8, 2004Apr 21, 2005Ming FangLarge bumps for optical flip chips
US20050083592 *Sep 9, 2004Apr 21, 2005Yaakov AmitaiHigh Brightness optical device
US20050184358 *Mar 29, 2005Aug 25, 2005Megic CorporationHigh performance system-on-chip using post passivation process
US20050206067 *Mar 18, 2004Sep 22, 2005Cook William PInput tray and drive mechanism using a single motor for an image forming device
US20050218527 *Jun 2, 2005Oct 6, 2005Fujitsu LimitedSemiconductor device for preventing defective filling of interconnection and cracking of insulating film
US20050269697 *Jun 2, 2005Dec 8, 2005Seiko Epson CorporationSemiconductor device, circuit board, and electronic instrument
US20050279809 *Aug 26, 2005Dec 22, 2005Rinne Glenn AOptical structures including liquid bumps and related methods
US20060009023 *Sep 14, 2005Jan 12, 2006Unitive International LimitedMethods of forming electronic structures including conductive shunt layers and related structures
US20060022343 *Mar 23, 2005Feb 2, 2006Megic CorporationVery thick metal interconnection scheme in IC chips
US20060030139 *Jun 29, 2005Feb 9, 2006Mis J DMethods of forming lead free solder bumps and related structures
US20060076679 *Nov 9, 2005Apr 13, 2006Batchelor William ENon-circular via holes for bumping pads and related structures
US20060205170 *Mar 1, 2006Sep 14, 2006Rinne Glenn AMethods of forming self-healing metal-insulator-metal (MIM) structures and related devices
US20060205204 *Mar 14, 2005Sep 14, 2006Michael BeckMethod of making a semiconductor interconnect with a metal cap
US20060231951 *Jun 2, 2006Oct 19, 2006Jong-Rong JanElectronic devices including offset conductive bumps
US20060289961 *May 5, 2006Dec 28, 2006Seiko Epson CorporationSemiconductor device
US20070045855 *Jul 24, 2006Mar 1, 2007Megica CorporationMethod for forming a double embossing structure
US20070152020 *Mar 7, 2007Jul 5, 2007Unitive International LimitedOptical structures including liquid bumps
US20070182004 *Feb 5, 2007Aug 9, 2007Rinne Glenn AMethods of Forming Electronic Interconnections Including Compliant Dielectric Layers and Related Devices
US20070190776 *Apr 25, 2007Aug 16, 2007Intel CorporationMethods of Processing Thick ILD Layers Using Spray Coating or Lamination for C4 Wafer Level Thick Metal Integrated Flow
US20070228560 *May 3, 2007Oct 4, 2007Seiko Epson CorporationSemiconductor device that improves electrical connection reliability
US20070262456 *Jul 27, 2007Nov 15, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070262457 *Jul 27, 2007Nov 15, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070273033 *Aug 16, 2007Nov 29, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070278686 *Aug 17, 2007Dec 6, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070278691 *Aug 17, 2007Dec 6, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070281458 *Aug 17, 2007Dec 6, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070284752 *Aug 21, 2007Dec 13, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070288880 *Aug 17, 2007Dec 13, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20070290358 *Aug 27, 2007Dec 20, 2007Mou-Shiung LinTop layers of metal for high performance IC's
US20080001290 *Jun 28, 2007Jan 3, 2008Megica CorporationIntegrated circuit (IC) chip and method for fabricating the same
US20080006905 *Sep 19, 2007Jan 10, 2008Infineon Technologies AgMethod for production of an integrated circuit bar arrangement, in particular comprising a capacitor assembly, as well as an integrated circuit arrangement
US20080035974 *Oct 19, 2007Feb 14, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US20080042238 *Oct 23, 2007Feb 21, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US20080042280 *Jun 28, 2007Feb 21, 2008Megica CorporationSemiconductor chip structure
US20080042289 *Oct 23, 2007Feb 21, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US20080093745 *Dec 17, 2007Apr 24, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US20080099913 *May 23, 2007May 1, 2008Matthias LehrMetallization layer stack without a terminal aluminum metal layer
US20080102540 *May 18, 2007May 1, 2008Tobias LetzTechnique for forming a passivation layer without a terminal metal
US20080138979 *Jan 23, 2008Jun 12, 2008Junji NoguchiSemiconductor integrated circuit device and manufacturing method of semiconductor integrated circuit device
US20080284014 *Mar 10, 2008Nov 20, 2008Megica CorporationChip assembly
US20080284032 *Aug 6, 2008Nov 20, 2008Megica CorporationHigh performance system-on-chip using post passivation process
US20090045516 *Sep 3, 2008Feb 19, 2009Megica CorporationTOP LAYERS OF METAL FOR HIGH PERFORMANCE IC's
US20090184394 *Feb 4, 2009Jul 23, 2009Megica CorporationHigh performance system-on-chip inductor using post passivation process
US20090212427 *May 8, 2009Aug 27, 2009Unitive International LimitedSolder Structures Including Barrier Layers with Nickel and/or Copper
US20100283073 *Sep 4, 2008Nov 11, 2010Osram Opto Semiconductors GmbhThin-Film LED Having a Mirror Layer and Method for the Production Thereof
US20110084392 *Dec 8, 2010Apr 14, 2011Nair Krishna KElectronic Structures Including Conductive Layers Comprising Copper and Having a Thickness of at Least 0.5 Micrometers
US20110115091 *May 19, 2011Fujitsu Semiconductor LimitedSemiconductor device having groove-shaped via-hole
US20110175195 *Jul 21, 2011Megica CorporationMethod for making high-performance rf integrated circuits
US20110215469 *Sep 8, 2011Megica CorporationMethod for forming a double embossing structure
US20110233796 *Sep 29, 2011Kim Deok-KeeSemiconductor Devices and Electronic Systems
US20130029483 *Oct 4, 2012Jan 31, 2013Semiconductor Manufacturing International (Shanghai) CorporationMethod and system for forming conductive bumping with copper interconnection
DE102006051490A1 *Oct 31, 2006May 8, 2008Advanced Micro Devices, Inc., SunnyvaleTechnik zur Herstellung einer Passivierungsschicht ohne ein Abschlussmetall
DE102006051490B4 *Oct 31, 2006Jul 8, 2010Advanced Micro Devices, Inc., SunnyvaleTechnik zur Herstellung einer Passivierungsschicht ohne ein Abschlussmetall
DE102007057689A1 *Nov 30, 2007Jun 4, 2009Advanced Micro Devices, Inc., SunnyvaleHalbleiterbauelement mit einem Chipgebiet, das für eine aluminiumfreie Lothöckerverbindung gestaltet ist, und eine Teststruktur, die für eine aluminiumfreie Drahtverbindung gestaltet ist
DE102011005642A1 *Mar 16, 2011Sep 20, 2012GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KGVerfahren zum Schutz von reaktiven Metalloberflächen von Halbleiterbauelementen während des Transports durch Bereitstellen einer zusätzlichen Schutzschicht
DE102011005642B4 *Mar 16, 2011Sep 27, 2012GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KGVerfahren zum Schutz von reaktiven Metalloberflächen von Halbleiterbauelementen während des Transports durch Bereitstellen einer zusätzlichen Schutzschicht
WO2004100257A1 *Apr 21, 2004Nov 18, 2004Infineon Technologies AgMethod to form selective cap layers on metal features with narrow spaces
WO2008054680A2 *Oct 26, 2007May 8, 2008Advanced Micro Devices, Inc.A metallization layer stack without a terminal aluminum metal layer
WO2008054680A3 *Oct 26, 2007Jun 26, 2008Advanced Micro Devices IncA metallization layer stack without a terminal aluminum metal layer
Legal Events
DateCodeEventDescription
Apr 5, 1999ASAssignment
Owner name: MOTOROLA, INC., ILLINOIS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BARR, ALEXANDER L.;VENKATESAN, SURESH;CLEGG, DAVID B.;AND OTHERS;REEL/FRAME:009871/0833;SIGNING DATES FROM 19990329 TO 19990330