US20020007463A1 - Power on demand and workload management system and method - Google Patents
Power on demand and workload management system and method Download PDFInfo
- Publication number
- US20020007463A1 US20020007463A1 US09/860,214 US86021401A US2002007463A1 US 20020007463 A1 US20020007463 A1 US 20020007463A1 US 86021401 A US86021401 A US 86021401A US 2002007463 A1 US2002007463 A1 US 2002007463A1
- Authority
- US
- United States
- Prior art keywords
- mode
- processor
- computers
- power
- activity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3209—Monitoring remote activity, e.g. over telephone lines or network connections
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
- G06F1/3221—Monitoring of peripheral devices of disk drive devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/00277—Apparatus
- B01J2219/00279—Features relating to reactor vessels
- B01J2219/00306—Reactor vessels in a multiple arrangement
- B01J2219/00313—Reactor vessels in a multiple arrangement the reactor vessels being formed by arrays of wells in blocks
- B01J2219/00315—Microtiter plates
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/00277—Apparatus
- B01J2219/00279—Features relating to reactor vessels
- B01J2219/00306—Reactor vessels in a multiple arrangement
- B01J2219/00313—Reactor vessels in a multiple arrangement the reactor vessels being formed by arrays of wells in blocks
- B01J2219/00315—Microtiter plates
- B01J2219/00317—Microwell devices, i.e. having large numbers of wells
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/00583—Features relative to the processes being carried out
- B01J2219/00603—Making arrays on substantially continuous surfaces
- B01J2219/00605—Making arrays on substantially continuous surfaces the compounds being directly bound or immobilised to solid supports
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/00583—Features relative to the processes being carried out
- B01J2219/00603—Making arrays on substantially continuous surfaces
- B01J2219/00659—Two-dimensional arrays
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/0068—Means for controlling the apparatus of the process
- B01J2219/00686—Automatic
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/0068—Means for controlling the apparatus of the process
- B01J2219/00686—Automatic
- B01J2219/00691—Automatic using robots
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01J—CHEMICAL OR PHYSICAL PROCESSES, e.g. CATALYSIS OR COLLOID CHEMISTRY; THEIR RELEVANT APPARATUS
- B01J2219/00—Chemical, physical or physico-chemical processes in general; Their relevant apparatus
- B01J2219/00274—Sequential or parallel reactions; Apparatus and devices for combinatorial chemistry or for making arrays; Chemical library technology
- B01J2219/0068—Means for controlling the apparatus of the process
- B01J2219/00702—Processes involving means for analysing and characterising the products
- B01J2219/00707—Processes involving means for analysing and characterising the products separated from the reactor apparatus
-
- C—CHEMISTRY; METALLURGY
- C40—COMBINATORIAL TECHNOLOGY
- C40B—COMBINATORIAL CHEMISTRY; LIBRARIES, e.g. CHEMICAL LIBRARIES
- C40B60/00—Apparatus specially adapted for use in combinatorial chemistry or with libraries
- C40B60/14—Apparatus specially adapted for use in combinatorial chemistry or with libraries for creating libraries
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70531/RMA) entitled System, Method, and Architecture for Dynamic Server Power Management and Dynamic Workload Management for Multi-server Environment filed May 2, 2001;
- U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70532/RMA) entitled System and Method for Activity or Event Based Dynamic Energy Conserving Server Reconfiguration filed May 2, 2001;
- U.S. utility patent application Ser. No. ______ (Attorney Docket No.
- A-70533/RMA entitled System, Method, Architecture, and Computer Program Product for Dynamic Power Management in a Computer System filed May 2, 2001
- U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70534/RMA) entitled Apparatus, Architecture, and Method for Integrated Modular Server System Providing Dynamically Power-managed and Work-load Managed Network Devices filed May 2, 2001
- U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70535/RMA) entitled System, Architecture, and Method for Logical Server and Other Network Devices in a Dynamically Configurable Multi-server Network Environment filed May 2, 2001
- This invention pertains generally to architecture, apparatus, systems, methods, and computer programs and control mechanisms for managing power consumption and work-load in data and information servers; more particularly to power consumption and workload management and control systems for high-density multi-server computer system architectures that maintain performance while conserving energy and to the method for power management and workload management used therein, and most particularly to system, method, architectures, and computer programs for dynamic server power management and dynamic workload management for multi-server environments.
- servers generally, and multi-node network servers in particular, have paid little if any attention to power or energy conservation.
- Such servers were designed and constructed to run at or near maximum levels so as to serve data or other content as fast as possible, or where service demands were less than capacity to remain ever vigilant to provide fast response to service requests.
- Increasing processor and memory speeds have typically been accompanied by higher processor core voltages to support the faster device switching times, and faster hard disk drives have typically lead to faster and more energy-hungry disk drive motors. Larger memories and caches have also lead to increased power consumption even for small single-node servers. Power conservation efforts have historically focused on the portable battery-powered notebook market where battery life is an important marketing and use characteristic.
- Multi-node servers present a particular energy consumption problem as they have conventionally be architected as a collection of large power hungry boxes interconnected by external interconnect cables. Little attention has been placed on the size or form factor of such network architectures, the expansability of such networks, or on the problems associated with large network configurations. Such conventional networks have also by-and-large paid little attention to the large amounts of electrical power consumed by such configurations or in the savings possible. This has been due in part because of the rapid and unexpected expansion in the Internet and in servers connected with and serving to Internet clients. Internet service companies and entrepreneurs have been more interested in a short time to market and profit than on the effect on electrical power consumption and electrical power utilities; however, continuing design and operation without due regard to power consumption in this manner is problematic.
- Networks servers have also by-and-large neglected to factor into the economics of running a network server system the physical plant cost associated with large rack mounted equipment carrying perhaps one network node per chassis. These physical plant and real estate costs also contribute to large operating costs.
- each server includes at least one processor or central processing unit (CPU) in particular have not been power managed to maintain performance and reduce power consumption.
- CPU central processing unit
- a server system having more than one server component and CPU may possibly have utilized a conventional personal computer architecture that provided some measure of localized power management separately within each CPU, no global power management architecture or methods have conventionally been applied to power manage the set of servers and CPUs as a single entity.
- aspects of the invention provide network architecture, computer system and/or server, circuit, device, apparatus, method, and computer program and control mechanism for managing power consumption and workload in computer system and data and information servers.
- Other embodiments of the invention further provides power and energy consumption and workload management and control systems and architectures for high-density and modular multi-server computer systems that maintain performance while conserving energy and method for power management and workload management.
- Dynamic server power management and optional dynamic workload management for multi-server environments is provided by aspects of the invention.
- Modular network devices and integrated server system including modular servers, management units, switches and switching fabrics, modular power supplies and modular fans and a special backplane architecture are provided as well as dynamically reconfigurable multi-purpose modules and servers.
- FIG. 1 is a diagrammatic illustration showing an embodiment of the inventive power conserving power management between two servers and a manager.
- FIG. 2 is a diagrammatic illustration showing an alternative embodiment of a server system showing detail as to how activity may be detected and operating mode and power consumption controlled in response.
- FIG. 3 is a diagrammatic illustration showing a graph of the CPU utilization (processor activity) as a function of time, wherein the CPU utilization is altered by entering different operating modes.
- FIG. 4 is a diagrammatic illustration showing an exemplary state engine state diagram graphically illustrating the relationships amongst the modes and identifying some of the transitions between states or modes for operation of an embodiment of the inventive system and method.
- FIGS. 5 - 12 are diagrammatic illustrations showing exemplary state diagram for operating mode transitions.
- FIG. 13 is a diagrammatic illustration showing the manner in which a plurality of servers may operate in different modes based on local detection and control of selected mode transitions and local detection but global control of other selected mode transitions.
- the present invention pertains to computer system architectures and structures and methods for operating such computer system architectures in a compact high-performance low-power consumption manner.
- Computers, information appliances, data processing systems, and all manner of electronic systems and devices may utilize and benefit from the innovations described herein. Aspects of the invention also contribute to reliability, ease of maintenance, and longevity of the system as a whole and operation components thereof.
- the computer system is or includes a server system having at least one and more typically a plurality of servers. Each server will include at least one processor or CPU but may include multiple CPUs. In multiple server configurations significant power consumption reduction is achieved by applying the inventive power management scheme.
- At least some embodiments of the invention provide a modular configuration where computers, servers, managers, and other devices and/or components are provided in a modular form so that such devices or components may readily be placed into service, maintained, removed from service, and/or configured within a rack or enclosure to provided desired operational features.
- References to “modular” devices such as for example “modular server”, “server module”, “management module”, or other module are therefore intended to apply to either a modular or non-modular device or component.
- server or “server module” to mean any server.
- the inventive structure and method provide for significant power consumption reduction and energy savings as compared to conventional network and server architectures as only those power consuming resources that are actually needed to provide the quality of service required are in an active mode. Those node resources that are not needed may be powered off or placed in some power conserving standby mode until needed. In addition, operations performed by one or more nodes may be shifted to another node so that only the remaining active nodes consume power and the remaining nodes are in standby mode or powered off until needed. The intelligence within one of the nodes acting as a master node for the cluster or ISS may then wake up the inactive node and configure it for operation. A system may be woken up and placed in any of the available operating modes by any one of a plurality of events.
- Nodes may also be placed into an inactive or power conserving mode when no demands are made on their resources independent of whether responsibility for their functionality has been shifted to another node or nodes.
- the power consumed is reduced by a factor of about 10-times as compared to a standard 19-inch wide by 1.75-inch high (1U) rack mountable network node device.
- This power savings is accomplished at least in part by one or more of the following measures: the reduction in the number of power supplied, use of the mounting plate as a heat sink to assist in removing heat from the enclosure, providing power saving controls to circuits and devices within the ISS enclosure, and the above described ability to reconfigure and take off line unneeded capacity.
- servers have at least one processor with associated fast random access memory (RAM), a mass storage device that stores the data or content to be served by the server, a power supply that receives electrical power (current and voltage) from either a battery or line voltage from an electrical utility, a network communication card or circuit for communicating the data to the outside world, and various other circuits that support the operation of the CPU, such as a memory (typically non-volatile ROM) storing a Basic Input-Output System (BIOS), a Real-Time Clock (RTC) circuit, voltage regulators to generate and maintain the required voltages in conjunction with the power supply, and core logic as well as optional micro-controller(s) that communicate with the CPU and with the external world to participate in the control and operation of the server.
- This core logic is sometimes referred to as the Northbridge and Southbridge circuits or chipsets.
- FIG. 1 Before describing particular implementations that relate to more or less specific CPU designs and interfaces, attention first directed to a simplified embodiment of the inventive system and method with respect to FIG. 1.
- at least two (and up to n) servers or server modules (where servers are made in modular form or configuration) 402 - 1 , . . . , 402 -N are provided, each including a CPU 404 and a memory 408 .
- CPU 404 includes an activity indicator generator 406 which generates activity indicators, and either (i) communicates the activity indicators to memory 408 for storage in an activity indicator(s) data structure 410 , or not shown, (ii) communicates them directly to a server module control unit and algorithm 432 within management module 430 .
- activity indicator such as for example an idle thread based activity indicator may be used.
- the activity indicator(s) are used by the management module to determine the loading on each of the server modules individually and as a group.
- activity information or indicators created on any one computer or device is accessible to a manager or supervisor via standard networking protocol.
- analogous structure and signals generated and received may be used to control the operation of core logic circuits to thereby control core logic voltage and core logic clock signals in a manner to reduce power consumption where such core logic power management is provided.
- Voltage and frequency are regulated locally by the CPU using an activity monitoring scheme, such as for example one of the activity monitoring scheme illustrated in Table I.
- an activity monitoring scheme such as for example one of the activity monitoring scheme illustrated in Table I.
- This power management scheme may be interpreted in one aspect as providing a Mode1-to-Mode2 and Mode2-to-Mode1 power management scheme, where both Mode 1 and Mode2are active modes and the state of the CPU in either Mode 1 or Mode 2 is controlled locally by the CPU, and in another aspect as providing a Mode3 (inactive mode or maintenance of memory contents only).
- Mode3 control may also be performed locally by the CPU, but in one of the preferred embodiments of the invention, entry into a Mode 3 stage is desirably controlled globally in a multi-CPU system.
- the Management Module determines which Server Module should enter a Mode 3 state using the Server Module control algorithm and unit 432 .
- Activity monitoring of individual Server Modules 402 is desirably based on the standard network protocol, such as for example SNMP. Therefore the activity indicators may be retrieved from the CPU 406 or memory 408 via NIC 440 as is known in the art.
- a communication link coupling microcontrollers ( ⁇ C) 442 together, and in particular the microcontroller of the Management Module with the microcontrollers of the several Server Modules.
- the management module permits the management module to communicate commands or signals to the server modules which are received by the microcontrollers even when the CPUs are in a suspended state (Mode 3).
- the server modules may be monitored for activity and controlled globally to reduce power consumption while providing sufficient on-line capacity. It is noted that the power management may be effected by altering either or both of the CPU clock frequency 420 or the CPU voltage 416 .
- management module 430 is illustrated in FIG. 1, it should be understood that the management functionality generally, and the server module control algorithm in particular may be implemented by one of the operating server modules.
- the control algorithm would be implemented as a software or firmware procedure executing in the CPU and processor of a server module designated according to predetermined rules, policies, or procedures to be the master.
- FIG. 2 there is illustrated an exemplary system 301 including a server (such as for example, an ISSU server module) 302 - 1 , coupled to a switch (such as for example, an ISSU switch module) 304 , and through the switch 304 and optionally via a micro-controller ( ⁇ C) 314 within server 302 over a separate (optional) direct bus connection 312 (such as for example, the AMPC bus made by Amphus of San Jose, Calif.) to a power management supervisor (such as for example, ISSU management module) 316 .
- a server such as for example, an ISSU server module
- a switch such as for example, an ISSU switch module
- ⁇ C micro-controller
- switch 304 is responsible for connecting the various server module(s) 302 , management module(s) 316 , and other components that are or may be controlled to achieve the power conservation features of the invention. Recall that such subsystems as the power supply (not shown) and cooling or fan modules may also be coupled through the switch 304 .
- the connectivity and signals shown in the diagram are intended to show significant control paths pertinent to the operation of the invention, and therefore some signals that are conventional or do not illustrate the operation of the invention are not shown to avoid obscuration of the invention.
- CPU 320 executes commands or instructions, or when no instructions are present to be executed, executes idle threads.
- the activity level of the CPU is monitored and a control signal Vcc_CPU_control 322 is generated based on that sensed activity or lack of activity.
- the manner in which this activity is sensed or the manner and characteristics of the Vcc_CPU_control signal will typically vary depending on the processor type, operating system, and other factors specific to the system architecture.
- an indication as to the CPU activity or lack of activity may be generated by monitoring by executing an application layer function call that returns a value indicating the idle thread execution based activity. This is possible in the Microsoft Windows 98,2000, and NT operating environments, for example.
- the Vcc_CPU_control signal 322 which is an input signal to voltage regulator 324 controls or influences the CPU core voltage Vcc_CPU 326 .
- the CPU core voltage 326 may be raised and lowered in conjunction with the CPU clock frequency to provide adequate switching response of CPU circuits without excessive voltage.
- the VCC_CPU_control signal 322 is generated with in the CPU, in an alternative embodiment, it may be generated within the core logic block 330 .
- the CPU clock is adjusted based on a signal from the core logic and the CPU voltage is adjusted on the basis of the CPU itself. This is due to the fact that the voltage change is desirably synchronized in time with the frequency change. In some sense, this control may be viewed as including an effective link from the core logic to control the voltage regulator output.
- Core logic 330 includes a Power Management Unit 332 of which many types are now known; however, one early example of a Power Management Unit is described in U.S. Pat. Nos. 5,396,635, 5,892,959 and 6,079,025 (each of which is herein incorporated by reference) by the inventor of the present application as well as in the other applications related thereto.
- PMU 332 receives a signal over bus 336 and generates an output signal 338 that is communicated over bus 340 to clock generator 342 .
- Clock generator block 342 includes circuitry that generates a CPU clock 50 , a core logic clock signal 352 , a Network Interconnect Card (NIC) clock signal 354 , and a video clock signal 356 .
- NIC Network Interconnect Card
- RAM 328 is coupled to core logic 330 via DRAM control line and hence to the CPU via bus 336 .
- Hard disk drive 338 is similarly coupled to core logic 330 to CPU via bus 336 .
- Redundant Array of Independent Disc (RAID) data storage is provided for the server modules. As is known, this RAID storage provides considerable data redundancy.
- two IDE controllers or enhanced IDE controllers are used to interface to two separate disk drives. Provision of two hard disk drives supports RAID Level 0, RAID Level 1, and RAID Level 0+1 implementations. Aspect of the RAID power management disk drive longevity are described in co-pending U.S. Provisional Application Ser. No.
- Clock generator 342 includes clock signal generating and logic circuitry or other means for generating a CPU clock signal at the desired frequency or for selecting a CPU clock signal from an available plurality of clock signal having different frequencies.
- the clock frequency is adjusted downward within a permissible CPU clock frequency range to provide a CPU processing power that matches the present need, and to the extent that the present need is below the maximum capability of the processor when operating at full permissible clock frequency, to reduce the power consumption of the CPU.
- the CPU core voltage may be reduced below a maximum voltage when the clock frequency is below its maximum frequency, the CPU core voltage may be lowered with the clock frequency or speed.
- a PCI bus 360 coupling NIC 362 and Video processor 364 is provided and interfaces with CPU 320 via Core logic 330 .
- NIC 362 generates and provides a resume output 366 and NIC Clock input signal 368
- Video processor 364 is provided with a video clock signal 356 from the clock generator 342 and a suspend input signal 370 . It is noted that the suspend and resume signals may come from multiple sources to affect the desired control and management.
- an X-bus 374 is provided to couple the Real-Time Clock (RTC) 376 and BIOS 378 to the core logic 330 and via bus 336 to the CPU as required.
- RTC 376 may generate a resume output signal 378 .
- This RTC generated resume signal 378 is therefore operative to activate PMU 332 , core logic 330 , and CPU 330 under a predetermined time or alarm condition.
- the RTC may be set to generate a resume signal 378 at 8:00 am local time every day to bring the server module 302 back online.
- the NIC resume signal may be generated when a specific packet is received. When generated in one of these manners and communicated to the PMU 332 it is operative to place the core logic 336 back into an active state and hence CPU 320 into any selected state of mode.
- One situation in which the NIC resume signal may be generated is when the server module is in a powered-on but inactive state, such that the CPU clock is stopped (or operating at an extremely low clock frequency). Under such condition, a simple way of waking the server module 302 is to communicate a signal 380 from management module 316 via switch 304 . As the NIC will typically be kept active, it will receive the signal 380 and generate the resume signal 366 .
- each of the elements such as the hard disk drive, Video processor and other power consuming elements may include means for receiving a control signal that places them into a power conserving state or that brings then out of on or more power conserving states into a full power and performance mode.
- FIG. 2 represents a system that might utilize any of a number of conventional processors or CPU, and might for example utilize a CPU of the Intel Pentium, Pentium II, Pentium III, or Pentium IV types made by Intel Corporation of Santa Clara, Calif., various Advanced Micro Device CPUs, CPUs made by Transmeta, as well as other processors and CPUs as are known in the art.
- Power conservation features such as may be provided in consumer personal computers (PCs) such as the suspend, sleep, hibernation, and the like types of reduced power operation.
- PCs consumer personal computers
- Several different power management interface specifications have been developed in recent years, including for example, the Advanced Configuration and Power Interface Version 1.0 (herein incorporated by reference) co-developed by Intel, Microsoft and Toshiba, which specifies how software and hardware components like the operating system, motherboard and peripheral devices (such as hard disk drive) talk to each other about power usage.
- One embodiment of the inventive structure is directed as so called “front end server” applications. While the power consumption of conventional servers may vary depending upon the processor type and operating characteristics, number of processors, amount of memory (RAM), disc drive or other storage device type and number, and the like, most conventional servers such as those made by Cobalt, Compaq, Dell, and others consume some where in the range of between about 50 Watts to 150 Watts or more. Some servers have as many as four processors and will consume considerably power.
- the structures and methods of the invention provides a very low power design so that even when the inventive server is operating at its maximum performance level and consuming its maximum power, that maximum power consumption is still a fraction of the maximum (and steady-state) power consumption of conventional non-power managed processors and servers.
- This maximum power level is typically between about 10 to 15 Watts though it may fall within other ranges or be reduced further. This reduction is possible for several reasons, including the provision of a very low power consumption processor or CPU, turning off devices or components within the system that are not being used at the time.
- Another significant power savings is provided by power managing the CPU according to the network traffic or server load conditions. Therefore the power consumption is less than the maximum power consumption unless the load is at a peak and all of the devices and components are powered on to handle the load.
- the power consumption may be at any intermediate value between zero (when and if the unit is powered off completely) or at a very low power consumption level when placed in some power conserving mode (such as a sleep, suspend, or other specialized power conserving mode as described elsewhere herein).
- some power conserving mode such as a sleep, suspend, or other specialized power conserving mode as described elsewhere herein.
- Power on DemandTM power on demand
- Power management may also be controlled dynamically.
- the over-provisioning of servers by ISPs and Data Centers is adapted at least in part because e-commerce can be highly seasonal and subject to considerable event driven demand surges.
- the traffic or load requirements placed on servers during Christmas Holiday season may be many time or even one or more orders of magnitude as compared to other times of the year.
- News, stock market, and other organizations may have analogous traffic fluctuations during a single day.
- e-commerce entities are able to satisfy the inquiries of their customers with tolerable quality of service (QOS), such customers may never come back to the site. Therefore, day-to-day, week-to-week, and month-to-month traffic loading can vary over a wide range. For one typical ISP, the average load is about twenty-percent (20%) of the maximum load.
- the amount of power savings and then relationship between traffic and power consumed will depend upon the nature of the server. For example, a web server may exhibit a different load versus power consumption characteristic curve than a streaming video server, which will be different that a content caching server. These relationships may be linear or non-linear. The nature of the content may also impact this relationship.
- the inventive scheme interactively reacts to the load and scales the number of components and/or devices as well as the operational parameters and operating characteristics of the devices and/or components to match the load or a predetermined quality of service, or some other identified performance target for the server system.
- the inventive ISS may incorporate multiple servers adapted to serve different type of content. Thus it may be expected that each different server will exhibit somewhat different power consumption and power consumption reduction characteristics. These characteristics need not be known a priori to realize their benefits.
- the inventive structure and method provide for a transition in a single processor or CPU between a first mode (Mode 1) and a second mode (Mode 2) wherein the second mode consumes less power or energy than the first mode.
- Power or energy consumption in the processor or CPU may be reduced in a variety or ways, including for example, lowering a processor or CPU core voltage, reducing a processor or CPU clock frequency, or lowering the core voltage and the clock frequency at the same time.
- the core voltage and clock frequency are changed continuously or in stages in some synchronized manner, as a higher core voltage may typically be required to support a faster processor or CPU clock frequency.
- the first and second mode are each active operating modes in which the processor or CPU is executing instructions and carrying out normal processor functions. While the core voltage may be reduced, the processor clock is still cycling at some nominal rate. The lower limit for processor clock frequency reduction may generally be selected based on the types of processing that may be accomplished at that rate. For example, first mode operation would typically be provided at substantially 100% of the nominal rated clock frequency for the processor, while second mode operation provide a clock frequency less than 100%.
- Such reduced processor clock frequency may generally be in the range of between about 5% to 95% of the maximum, more usually between about 20% and about 80%, more usually between about 20% and 60%.
- the processor clock may be reduced by factors of two using clock signal division circuitry.
- the processor clock frequency may be reduced in fixed increments or according to a clock frequency rate reduction look up table or algorithm in a clock generator circuit.
- the second mode may be considered to be any active operating mode less than the first mode, it will be understood that there may be multiple levels of this second mode. That is, Mode 2 may be multi-level.
- the processor or CPU may be placed into an inactive third mode (Mode 3) characterized by consuming less power or energy (conserving more power or energy) than in the first mode or the second mode.
- This third mode is referred to as an inactive mode as the processor clock will be stopped or operate at such a low frequency that the processor effectively processes no instructions and performs substantially no useful work relative to the amount of work provided in the first or second modes.
- the processor clock will be stopped and where core voltage control is available, the processor core voltage will be reduced to a level just sufficient to maintain processor state.
- This third mode is distinguished from a fourth mode (Mode 4) where the processor is powered off and does not maintain processor state, revitalization of the processor from the fourth mode requiring a reboot or other initialization procedure.
- reboot or initialization procedures typically requiring a few to tens of seconds to accomplish and compared to fractions of a second to transition the processor from the third mode to the second mode or to the first mode.
- the present invention provides and supports several different structures, mechanisms, and procedures for controlling the operational modes of the server modules and hence the processor or processors that may form or contribute to the operation of a server.
- the control may reside in a separate Management Module, one or two of which Management Modules may be integrated into one of the inventive ISSU; or, may reside in one of the Server Modules which has been designated as a manager, supervisor, or master server module.
- Designation of a Server Module involves providing the server module with the computer program software for receiving activity information from the server modules, for analyzing the activity information to determine from a power consumption perspective (or other predetermined perspective) which server modules should be operated in the several available modes (for example, Mode 1, Mode 2, Mode 3, and Mode 4 in some circumstances), and where the operation of more than one type of server is to be combined into a single server module (such as a multi-media server and a web page server) for gathering the content from the type types of servers onto the hard disk drive of a single server or group of servers.
- a single server module such as a multi-media server and a web page server
- that server may collect information on its own activity and be considered in the overall server and power management scheme.
- the server module acting as its own master will not typically place itself in either Mode 3 or Mode 4 as its continued operation is necessary to control other server modules.
- appropriate logic is provided to place the master in a power conserved state (such as Mode 3) and bring it out of that state, even the master may be placed into one of the Mode 3 operating states.
- the server modules each detect and report their activity to the manager (either the management module or the designated master server module).
- the server modules are permitted to locally control their own operating mode, for example whether their own CPU (or CPUs if a multiple CPU server) is or should be operating in a Mode 1 or Mode 2. They will then also report not only their activity level but also the operating mode under which the reported activity was measured or detected.
- the manner in which activity is detected is an issue.
- the power management control policy or procedure that is the control plan that regulates which server modules should be place in which of the available modes to provide both the required (or desired) performance according to some measure and the required (or desired) power conservation.
- policies that optimize or near-optimize the combination of server performance and power conservation may be determined empirically during initial installation and operational phases as they will likely depend upon the content served, the variation of server loading as a function of time of day, advertising or promotions, average server loading, amount of over-provisioning, minimum quality of service requirements, power consumption of server modules versus content served, and other factors associated with server operation.
- the policies may also be modified according to the particular physical and/or electronic or logical structure of the servers. Even different CPU technologies may suggest different policies.
- policies may be biased in favor of any one or combination of server operational factors. For example, operation and therefore the policy for control may favor power conservation even though there may be some impact on performance. Alternatively, the policy may favor absolutely maintaining a quality of service even if power conservation is somewhat sacrificed.
- a server system configuration tool may be provided that allows a human operator to monitor system operation and power consumption and interact with the system and policy definition within the system to tune system performance.
- the policy may be altered to implement these requirements.
- the system permits real-time dynamic uploading of the policies without taking an servers offline.
- systems having two management modules are used effectively by off loading one management module to the other management module, updating the policies in the off loaded management module, and then placing the updated management module.
- alternative policy schemes are preloaded in the management module (or designated master) so that it may switch automatically or under operator control as required.
- the computer system comprises a server for serving data or other content in response to a request.
- a computer system which may typically be but not necessarily be a portion of a larger network system having multiple server computers, transitions from a full power maximum performance operating mode to an off state in which the computer system neither performs operations no maintains state.
- the particular progression between states or modes may possibly but is unlikely to occur in a real computer system as it is more likely that certain modes will be skipped either to reduce power consumption when performance requirements are low or skipped when performance demand increases so as to elicit a higher performance operating mode than the next progression would provide.
- the inventive system and method may provide for transitioning between an one state and any other different state.
- control of the processor unit e.g. processor or CPU
- logic circuits frequently referred to as core logic or SouthBridge
- control of other components within the system including for example hard disk drives, input/output ports, network interconnectcircuits or cards, BIOS, video circuits, clock generators, voltage regulators, micro-controllers, memory, as well as other individualized logic circuit components may be independently or dependently controlled or controlled as groups. (See for example, Table III and the accompanying description for the manner in which some elements are controlled.)
- Mode 1 It is initially assumed that the system is operating in Mode 1 having the highest processor unit (e.g. CPU) performance level and greatest power consumption of the available operating modes.
- the system is configured with operating system software (e.g. Microsoft Windows, Linux, Unix, Sun, or the like) and/or applications program software that include instructions for monitoring the occurrence or non-occurrence of an event.
- operating system software e.g. Microsoft Windows, Linux, Unix, Sun, or the like
- applications program software e.g. Microsoft Windows, Linux, Unix, Sun, or the like
- the Linux Operating system such as the RedHat Linux operating system
- the RedHat Linux operating system may be more power conserving than other currently available operating systems.
- One reason for its power conservative features are the fewer number of instructions that need to be executed to accomplish tasks. Therefore while embodiments of the invention support all of the available operating systems, and may be adopted to support future operating systems, one embodiment utilizes the Linux operating system to achieve a higher degree of power conservation.
- One such event that can be monitored and detected is the occurrence of execution of an idle thread. Another such event is the occurrence of some specified level of CPU processing capability availability that is derived from some enumeration or statistical evaluation of the idle thread or idle threads that are being or have been executed during some time period. Other events that may trigger a transition are described elsewhere in this specification. For purposes of continuing the description here, it is assumed that execution of idle threads is monitored and reported by a combination of an application program and the operating system, and that the number of idle threads being executed suggests that more performance is available than is needed and that power consumption may be reduced without sacrificing performance.
- Control signals are then generated (either locally by the CPU or core logic, or globally by a separate power manager) that transition the system from Mode 1 to one of the Mode 2 operating modes.
- Mode 2 is generally characterized by having a CPU clock frequency that is less than the maximum rated CPU clock frequency, a CPU core voltage less than or equal to the rated maximum CPU core voltage, and core logic that operates at or substantially at the rated core logic clock frequency and core logic operating voltage.
- maximum rated CPU clock frequency is alternatively meant: (i) the clock frequency the CPU manufacturer has identified with this CPU model, (ii) the actual maximum frequency at which the CPU may be clocked, (iii) the maximum clock frequency that the CPU is operated within the system independent of what the CPU is capable of being operated at, (iv) or some similar or analogous measure. For example, if the CPU is marketed or sold as a 800 MHz Intel Pentium III, then the maximum rated CPU clock frequency is 800 MHz. If the maximum clock frequency at which the 800 MHz Intel Pentium III is operated in the system is 850 MHz, then the maximum rated frequency is 850 MHz.
- Mode 2′′ operating mode is characterized by operation at both less than the maximum rated clock frequency and at less than the maximum rated core voltage.
- Mode 2 may be a single operating mode, or include a plurality of operating modes, having the general Mode 2 characteristic but providing for several different CPU clock frequencies and core voltage that at least support electrical device switching (transistor switching) or be selected to provide just adequate core voltage substantially matched to the clock frequency to provide reliable operation.
- the CPU clock frequency and CPU core voltage are the minimum clock frequency and core voltage that are operable and supported by the CPU (where such minimum exists).
- Embodiments of the inventive system typically provide that core logic continue to operate at nominal rated levels where both the core logic clock frequency and core logic operating voltage are at or substantially at rated levels.
- core logic circuit elements may also be power managed during Mode 2 operation by reducing clock frequency, operating voltage, or both.
- the CPU clock frequency may be adjusted over a range of frequencies to match the amount of processing capacity to the tasks to be performed. Therefore, as the number of idle threads being executed in the CPU continue to increase indicating that productive tasks (such as retrieving data from a storage device, and sending such retrieved data to an I/O port or NIC for serving to a requestor) are being performed within specified limits or some quality of service parameters, the clock frequency may be continually reduced.
- the requirements placed on the system may become some low that at times there are no tasks to be performed.
- a computer network having a multiplicity of servers for serving stock market quotes and having sufficient capacity to handle worst case traffic in an active stock market, there is likely to be lots of over capacity of a national holiday where the stock markets are closed and there is little interest among investors.
- the CPU within a computer system may complete all pending applications or user tasks and begin executing a system idle loop.
- Such an idle loop may initially or after some period of time cause execution of a CPU Halt instruction (or the equivalent) that causes the CPU clock to stop.
- This CPU halt instruction may be generated by the CPU itself or through some other internal or external agent or program.
- a Microsoft Windows operating system or a Linux operating system are capable of generating an instruction to halt the CPU or processor.
- a halted or stopped CPU is one example of a Mode 3 operating mode, and more particularly a Mode 3′ operating mode that is nominally characterized by a stopped or substantially stopped CPU clock, and a CPU core voltage that is less than or equal to the nominal maximum CPU core voltage and more usually at the minimum CPU core voltage that is necessary to maintain CPU register state and/or other CPU state.
- a CPU suspend state is another example of a different type of Mode 3 operation. Mode 3′′ may represent further power conservation by lowering the CPU core voltage to that just required to maintain state.
- the core logic clock frequency may be reduced to something less than the nominal or maximum frequency and in addition but optionally, the core logic voltage may be reduced so as to support that frequency.
- CPU and core logic state are maintained in each of the Mode 3 operating modes.
- Mode 4 operation which in one embodiment is characterized by having the CPU core voltage at zero, the CPU clock frequency at zero, most of the core logic circuits receiving no operating clocks or operating voltage.
- the real-time clock may continue to operate and/or one or more circuits may remain active so that they may receive an external signal (such as a Wake-on-LAN) derived signal and be turned back on to resume operation in one of Modes 1, 2 or 3.
- the manager or supervisor such as a management module determines that server modules are dropping packets and that few or no idle threads are executing (indicating that the system has insufficient performance capability) then the supervisor or manager can send a packet to the fast Ethernet controller (or other circuit) associated with the server module to wake it up.
- This packet may be any packet identified to the ethernet controller (or other controller) to wake up the server.
- the line or bus is monitored for special “ON” packet. In another embodiment, any packet received will turn it on.
- This wake up feature is advantageous as when the processor or CPU is not being clocked (such as in a Mode 3 operating mode) additional means are needed to wake it up to place it in a active mode that can process instructions and perform useful tasks, and in a server environment, the server according to embodiments of the invention will be connected to the ethernet and active. Other types of wake up or attention signals may alternatively be used.
- the computer system may generally transition from lower performance (and lower power consumption) modes to higher performance (and typically higher power consuming modes) according to rules, policies, algorithms, and/or control mechanisms provided in the system. Transitions may also occur dynamically.
- the events which trigger change or transition from one operating mode to another operating mode may typically be set and changed under programmatic software or firmware control. Various exemplary situations or events that trigger transitions are described elsewhere in this specification.
- Mode 1 Mode 2, Mode 3, and Mode 4
- the inventive system, method, and computer programs do not require each of these modes or each of the submodes (e.g. Mode 3′′) within a mode.
- the set of rules or policies in place during operation, and/or the dynamics of operation at the time an operating mode decision is to be made, for any single computer system, or group of computer systems, and their included processor, processing unit, or CPU, operation may transition between any two of the modes described.
- the examples provided here and the modes or states identified in the state diagrams are therefore illustrative rather than limiting.
- One embodiment of a first mode comprises a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- One embodiment of a second mode comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- One embodiment of a second submode further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- Another embodiment of the second submode further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- a second submode further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage just sufficient to maintain switching circuits in the processor unit at the processing unit clock frequency, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- One embodiment of a third mode comprises a mode in which the processing unit is operated at a slow but non-zero frequency processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage;
- One embodiment of a third submode further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage;
- a third submode further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- Mode 3′′′ further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than or equal to a maximum rated logic circuit operating voltage.
- a third submode further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than a maximum rated logic circuit operating voltage.
- a third submode further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a substantially zero logic circuit clock frequency and at a logic circuit operating voltage that is just sufficient to maintain logic circuit operating state.
- One embodiment of a fourth mode comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage.
- An embodiment of a fourth submode further comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a real-time clock and circuit for waking the logic circuit and the processing unit are maintained in operation.
- a fourth submode further comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a circuit for waking the logic circuit and the processing unit are maintained in operation.
- FIG. 4 provides an exemplary state engine state diagram graphically illustrating the relationships amongst the modes and identifying some of the transitions between states or modes for operation of an embodiment of the inventive system and method. Note that although the state engine may provide a path for directly or indirectly transitioning between any two modes or submodes, in the interest of keeping the state diagram intelligible, the state diagram of FIG. 4 does not show all of the possible state or mode transitions possible.
- control of the operating mode of a plurality of processors or CPUs by a single supervisor or manager has not been known, particularly when the supervisor or manager is itself or includes a processor or CPU, and more particularly, it has not been known to provide this type of multi-processor power management in a multi-server system.
- This level of control is referred to herein as global control over a plurality of processors to distinguish from the afore described single processor or CPU power management.
- inventive system and method also extend beyond any single-board computer systems having multiple processors configured therein.
- multi-CPU computers are known that provide power conservation features of the type described herein, and it is noted that in exemplary embodiments of the inventive system and method that each of the plurality of processors are located within separate PC-board mounted module.
- Embodiments of the inventive system and method are provided for which both local-control and global-control are provided. Such global control over a plurality of computers or appliances (each itself having either a single or multiple CPUs or processors) is not therefore limited to computers operating a servers.
- Embodiments of the invention provide for detecting activity (or inactivity) in numerous ways, including but not limited to at least three different ways described herein. Detection may occur at the local level so that local control can be effected as well as optional detection at a global level. It is noted that in at least some embodiments, local detection of activity within each processor or CPU provides sufficient information to globally control the power consumption of a system having a plurality of processors or CPUs.
- an OSI model having a physical layer is used for activity or inactivity detection.
- a TCP/IP layer is used for this detection, and in a third embodiment the activity or inactivity detection occurs at the application layer.
- two or more of these activity detection and control techniques are combined. TABLE II Selected Example CPU and Core Logic Clock and Voltage Ranges for Various Exemplary Computer System Operating Modes.
- One technique for detecting activity or inactivity in the physical layer uses idle thread detection.
- operating systems prevalent in the late 1990's through 2001 provide a procedural “hook” through an operating system functional call or other programing construct that allows query of the operating system and generation of a response or report back to the requestor indicating how much idleness is present in the system, or more particularly how much idleness is present in the processor or CPU on which the operating system is executing.
- This operating system query may for example be made using an API function call that returns a value.
- Some exemplary alternative techniques and procedures for determining idleness in a system utilizes somewhat heuristic idleness detection algorithms, such an approach is described in U.S. Pat. Nos. 5,396,635, 5,892,959 and 6,079,025 by the inventor of the present application as well as in the other applications related thereto.
- FIGS. 5 - 12 several exemplary mode or state diagrams are illustrated.
- a mode or state is represented by a circular node and a transition between two modes is represented by a directional line or arrow, the arrowhead indicating the direction of the mode transition. It is assumed for purpose of this discussion that the system may be in any one of three modes (Mode 1, Mode 2, or Mode 3) and a powered-off mode (Mode 4) (not shown).
- Some systems such as certain Transmeta CrusoeTM CPUs operate so as to provide a maximum CPU core voltage and maximum CPU clock frequency in a Mode 1 type operation and a plurality of levels (15 levels) in a Mode 2 type operation, the Transmeta Mode 2 operation consuming less power in fifteen of its operating levels than in the sixteenth operating level.
- Each of these fifteen lower power consuming levels at which the CPU core voltage and CPU clock frequency are less than their nominal rated maximum are considered to be Mode 2 operating states as the processor operates in at most one of the states at any given time and each separately qualifies as a Mode 2 operation relative to the maximum performance Mode 1 state and CPU suspend Mode 3 state.
- a mode state diagram for the Transmeta Crusoe LongRunTM CPU operation is illustrated in FIG. 7.
- the Intel SpeedStepTM technology involves the same or similar three modes of operation.
- the Intel SpeedStep provides for a fully on mode running at maximum clock frequency and maximum CPU core voltage, it also has a reduced state in which frequency and voltage are reduced relative to maximum, and a suspend state.
- the CPU clock frequency and CPU core voltage are at their rated maximum values.
- IBM IBM ThinkPad T21
- a user may enable an optional power saving policy for battery powered operation and for AC-line powered operation in which the CPU clock frequency and the CPU core voltage are reduced to save power and lengthen battery life.
- These power saving policies also control hard disk drive, display brightness, and the operating condition of other internal circuits and peripherals.
- FIGS. 5 - 12 shows a first mode (Mode 1), a second mode (Mode 2), and a third mode (Mode 3).
- a fourth mode (Mode 4) represents a processor or CPU that is powered down or in an Off state and is not shown.
- Various mode transitions are supported by the inventive system and method. Conventionally, the transitions between and among the three modes were controlled locally (though such terminology was not used for such conventional systems because there was no global control to contrast with) because all or substantially all control was provided either within the CPU or by chips, logic, or other circuits associated with the single computer or PC-board on or in which the CPU was located.
- global control is exercised over the operating modes of a plurality of the processors or CPUs, and some degree of local control is or may optionally be provided.
- the manner in which the transitions are controlled locally and globally are described in greater detail elsewhere in this specification.
- Mode 1 and Mode 2 represent active work producing operating states, a non-zero frequency processor clock signal causing the switching of transistor or other circuits that permit instruction execution. Therefore, in single processor systems, particularly in notebook computer systems operating from finite energy sources (e.g. battery), the systems occupy most of the time they are “on” in a Mode 1 condition (or Mode 1-like condition) or in a Mode 2 (or Mode 2-like condition). Operation in a Mode 3 condition does not provide any productive work so that if the user were to perform any reasonable amount of work using the device containing the power managed processor or CPU, there is little power savings that would be achieved during useful work.
- finite energy sources e.g. battery
- each transition indicating arrow is labeled with either an “L” to indicate local control, a “G” to indicate global control, or an “LG” meaning that the transition may be controlled by either or both local control or global control.
- transitions from Mode 1 to Mode 2 are labeled “A” and transitions from Mode 2 to mode 1 are labeled “A”.
- other transitions are labeled as B, B′, C, and C′. This notation will be useful in describing the differences between conventional systems and method and the present invention.
- Mode 1 and Mode 2 (A and A′) and between Mode 2 and Mode 3 (B and B′).
- a and A′ transitions would normally be expected to occur with reasonable frequency during use of the notebook computer, and the B and B′ transitions with lower frequency, under the assumption that the user will typically either be using the computer (A and A′ transitions) or power it off (Mode 4), so that B and B′ transitions will be less frequent.
- the B′ transition may be less frequent than the B transition, as computer makers may typically transition directly to Mode 1 from a Mode 3 (C′ transition) when there is suddenly a need to wake up the CPU from a suspend type state.
- the B and B′ transitions may be frequent to very frequent, particularly when the 3rd mode is the Mode 3′ state in which only the CPU clock is halted and all or most other system clocks remain operational.
- the Mode 3′ to Mode 2 (or Mode 1) and the Mode 2 (or Mode 1) to Mode 3′ transition can occur very rapidly and because of the high CPU clock frequency and the number of switching circuits present in modern CPUs can yield considerable power or energy savings.
- Embodiments of the invention may also provide that a system operating in Mode 3′ (CPU clock stopped or slowed significantly) may also further transition to a Mode 3′′ (CPU and other clocks stopped or slowed significantly) under specified conditions.
- FIG. 6 illustrates an operating scenario under which the processor or CPU is maintained in an active state and only the A A′ transitions occur under local control.
- the B B′ and C C′ transitions are illustrated in dashed lines.
- FIG. 7 illustrates a similar operational scenario wherein the processor or CPU may transition to any one or sequentially through a plurality of Mode 2 states.
- This operational scenario is similar or the same as the scenario under which the Transmeta Crusoe processor may operate.
- inventive architecture, system, device, and method may be operated in a fundamentally different manner, using either only global control or using a combination of local and global control, to alter the operating mode of a plurality of processors or CPUs. Variations on this power management scheme are now described relative to FIGS. 8 - 12 .
- Mode 1 to Mode 2 A A′ transitions are locally controlled.
- the A A′ transitions are controlled using control mechanisms provided by Intel on their CPU chips that permit a system designer to issue a command to the CPU to transition it from Mode 1 to Mode 2 under an identified condition and from Mode 2 to Mode 1 under a second identified condition.
- the Transmeta Crusoe CPUs implementing their LongRun technology would transition from Mode 1 to a selected one of a plurality of Mode 2 states, and from that Mode 2 state (or a different Mode 2 state) to Mode 1, under identified conditions.
- Mode 2 operation is not supported and there are no A A′ transitions or B B′ transitions. It is observed that operating only in Mode 1 or Mode 3 would not represent a generally useful power management scheme for a single processor or CPU system because Mode 1 operation is a full power active mode and Mode 3 is power conserving but inactive mode. Therefore, there is little power savings that would result where CPU or processor loading is sufficient to keep the processor or CPU out of Mode 3. Significantly, systems or power management policies providing only C C′ transitions for single CPU systems (or for any processor or CPU systems) do not seem to exist in the computer industry.
- this operating scheme is viable and presents significant power conservation features for multi-processor or multi-CPU architectures, particularly in the server environment where some or significant over-provisioning of server capacity is the norm and where the server suite may typically operate at from twenty to fifty percent of maximum capacity.
- ISU Integrated Server System Unit
- a manager or supervisor is provided (for example, in the form of a Management Module or designated Server Module operating as the manager or supervisor) that collects and/or analyzes CPU “activity” (where activity is defined broadly as described elsewhere in this specification) and generates control signals that maintain or alter the operating mode of individual Server Modules or identified groups of such Server Modules. While the primary control is over the processor or CPU within these Server Modules, it is noted that other circuits or components, such as for example, display, hard disk drive, and other circuits and/or peripherals may be similarly controlled by the same or different control signals.
- Servers, server systems, or so called server farms generally designed and implemented with significant capacity over-provisioning. Reasons and rationale for such over provisioning is known in the art and therefore described only briefly here.
- QoS quality of service
- Content must be served within a reasonable period of time, on a first visit and on subsequent visit, or visitors will not return. While the quality of service may be permitted to vary somewhat by time of day and/or season, the reasonableness standard still applies, and normally it is best to maintain a very high quality of service all the time. Paramount in this goal would be to serve content such as web pages, streaming video, or cached content, without delay.
- Vcc Vcc
- the CPU or processor clock is turned off (e.g. 0 MHz clock, or very slow clock). While these values may change for different CPU designs and chip sets it will be clear that the savings in transitioning from a 1.6 volt/533 MHz operation to a 1.2 volt/300 MHz operation is modest as compared to transitioning from a 1.6 volt/533 MHz operation to a 1.2 volt/0 MHz operation. Operation with a CPU core voltage that is equal to that of the CPU clock slowed Mode 2 or an even a lower CPU core voltage than that needed to maintain a 300 MHz clock switching may be used during Mode 3 operation when only CPU register and memory contents or status need be maintained.
- FIG. 8 illustrates the state transition for an inventive embodiment in which A A′ transitions are controlled locally, and B B′ and C C′ transitions are under the control of a global manager.
- FIG. 9 illustrates the state transition for an alternative inventive embodiment in which the processor or CPU only operates in either Mode 1 or Mode 3 and not in Mode 2 so that A A′ and B B′ transitions are prevented from occurring (such as by, disabling a feature provided with a chip, de-configuring power conservation features, or providing the manager with the ability to otherwise prevent such transitions), and C C′ transitions are under the control of the global manager.
- FIG. 10 illustrates the state transition for yet another alternative inventive embodiment in which the processor or CPU only operates in any of Mode 1, Mode 2, or Mode 3 and while the A A′ transitions occur under local control, the B B′ transitions are prevented from occurring, and C C′ transitions are under the control of the global manager. In this embodiment, therefore, the transition to Mode 3 therefore only occurs directly from Mode 1 and never from Mode 2.
- the A A′ transitions occur under local control and the B B′ transitions occur under global control, and where C C′ transitions do not occur.
- each of the A A′, B B′, and C C′ transitions may occur according to predetermined power management policies and where each separate possible transition may be under either local and/or global control according to the predetermined policy or power management procedure or algorithm.
- the policy, procedure, or algorithm may also disable certain states of transitions statically or dynamically, and may cause certain of the server modules or other CPU or processor based devices into a powered off (Mode 4) and back to any of the powered on modes.
- FIG. 13 illustrates that for a system having a plurality of processor or CPU based devices, the CPU or processor within any particular device (such as server modules) may be in different states at different times under the direction of an device-local control, a system supervisory global control, or a combination of the two.
- the shaded mode circles indicate the current mode and the mode transitions, though not shown, may be any of those already described relative to the other inventive embodiments.
- inventive system and method extends earlier power management structures, architectures, and methods by the same inventor Henry T. Fung (such as are described in U.S. Pat. Nos. 6,115,823; 6,079,025; 5,987,614; 5,961,617; 5,892,959; 5,799,198; 5,758,175; 5,710,929; and 5,396,635, herein incorporated by reference) to multi-server or multi-node architectures.
- These existing power management patents include innovative systems, architectures, and methods for saving or conserving energy or power within a single system by using one or more of several power management schemes, including, but not limited to the following schemes: (1) Detection of the idle activities by monitoring I/O activities or execution of a predefined code thread. (2) Reduction of power consumption by lowering (or stopping) various clock frequencies or removal of power (operating voltage) to different components within the system. (3) While in a power saving mode, continuing to monitor the occurrence or non-occurrence of a second predefined event or activity and entering a deeper power saving mode in response to the second predefined event or activity detection. Note that although certain events, activities, and/or indicators are referred to predetermined, such events, activities, or indicators may be dynamically determined during operation as well as determined in advance.
- power management of the network devices including the server modules can occur at different OSI levels and be extended beyond the physical layer.
- the detection of server activity whether measured by idle activities or other means may occur at the physical layer but is advantageously extended beyond the physical layer to the network layer (for example, to the TCP/IP layer) and to the application layer.
- the number of CPU idle threads within a fixed time period may be detected or measured, or, some type of statistical evaluation of CPU idleness may be determined. As one numerical example, if the CPU is idle 80% of the time while in a particular operating mode such as Mode 1, it is clear that this much processing performance is not required and the CPU performance may therefore be adjusted downward to save power.
- Power management may also or alternatively occur based on detection at the TCP/IP layer (or equivalent layer where a protocol other than TCP/IP is implemented). Under this detection and control model, CPU performance is monitored relative to the handling of TCP/IP packets. CPU performance level is lowered, such as by reducing CPU clock frequency (desirably accompanied by a reduction of CPU core voltage) until packets start dropping, and then increasing performance so that packets are not dropped and to provide an operating margin. The initial reduction and subsequent increase in CPU or server performance may be accomplished by altering the operating mode of individual servers or by adjusting the aggregate characteristics of a group of servers to provide the aggregate performance required. It is noted that where communications channel bandwidth limits the performance of a server, there may be advantage to reducing the performance level of the server to just satisfy the bandwidth limitation and thereby conserve power in the server.
- the activity monitoring or detection may for example involve measuring the number of times a specific port address is or has been requested within a fixed time period. This determination or measurement may be accomplished, for example, by using a SNMP agent.
- an appropriate number of servers each operating at an appropriate performance level (Mode 1 or Mode 2) are provided to meet the performance requirement for each application.
- the rest of the servers are placed in a highly power saving state (Mode 3 such as Mode 3′ [e.g. CPU clock halted] or Mode 3′′ [e.g. CPU and other logic clock stopped], or Mode 4).
- Mode 3′ e.g. CPU clock halted
- Mode 3′′ e.g. CPU and other logic clock stopped
- power management is extended beyond a single processor of CPU and in particular is extended beyond a single server (independent of the number of processors it may contain) to multiple servers across an entire network. It will be appreciated that this multi-server power management capability may be provided either with discrete servers or with the particular embodiment of the Integrated Server System Unit (ISSU) or Integrated System Server architecture generally.
- ISSU Integrated Server System Unit
- Integrated System Server architecture generally.
- activity information created by any one server is accessible to a designated supervisor via standard networking protocol.
- This supervisor is frequently referred to as the master, the capabilities of the master residing for example in an ISS Management Module or an ISS Server Module, though the particular location or processor responsible for accessing and utilizing the activity information for the servers is not critical to the power management.
- the supervisor or master capabilities reside in one or more management modules, and in an alternative embodiment, the supervisor or master capabilities reside in a designated or selected one of the server modules.
- servers can be reconfigured to run a specific application (e.g. web, streaming media and email) based on a certain load distribution requirement or requirements existent at the time upon receiving commands from a designated supervisor or master.
- this feature will provide or support operation at three or more power consumption levels, including a first full power mode (full CPU core voltage and normal maximum CPU clock frequency), a second mode consuming less power than the first mode in which either the CPU core voltage or the CPU clock frequency or both are reduced from the first mode, and a third mode in which the CPU is substantially inactive and consumes less power or energy than the second mode.
- this third mode provides a CPU core voltage to maintain state and either stops the clock or maintains the clock at a very low frequency (for example, 1 Hz to a few hundred Hz) so that the CPU is effectively inactive.
- This third power consumption mode may for example include a mode where the processor or CPU is powered at some level but substantially inactive from the standpoint of executing commands or serving content, and memory associated with the CPU is refreshed.
- This third mode may be further broken down into a mode in which only the CPU clock is stopped (Mode 3′) such as may occur when a Halt instruction is executed, and into a deeper power savings mode in which the CPU clock is stopped and other clocks are also stopped (Mode 3′′).
- the real-time clock will generally run al the time so that certain system timing events and alarms can be maintained.
- the third power saving mode may also or alternatively be a powered down mode (Mode 4), however, such operation is somewhat undesirable unless it is anticipated that the powered down (Mode 4) server module will not be needed for some appreciable period of time as a delay is associated with bringing the CPU and the server module within which the CPU is located back on line.
- the Mode 4 operation may therefore only be used when the Mode 4 operation is expected to continue for several seconds, minutes, hours, or longer periods of time.
- the CPU clock (and or other clocks in the system) may be either off entirely or running at a very low rate (such as for example 1 Hz, 10 Hz, 100 Hz, 1 KHz, or some other value that is small in comparison to the nominal frequency (for example, typically in the 100 MHz to 2 GHz range) of the processors used for such servers. It will be appreciated in light of the description provided here, that the invention provides for direct transition between a full or substantially full power mode and an inactive or substantially inactive mode.
- this power mode transition would be much less useful for battery-powered portable applications for notebook computers or PDAs because of the desirability of maintaining some activity such as when typing into a word processor, this transition scheme extremely useful in a multi-server environment, where each of a plurality of servers can serve the same content and it is desired to reduce the number of active servers while maintaining sufficient ability to satisfy quality of service requirements or otherwise maintain operation with a subset of the total set of servers.
- This combination may also be extended according to the second described innovation to include multiple servers across an entire network, independent of whether the servers are discrete or integrated ISSU-based server modules. This latter combination may be further enhanced by also implementing the third described innovation to provide that activity information created by any one server (or server module in the ISS scheme) is accessible to a designated supervisor or master via standard networking protocol.
- the fifth described innovation that provides for any number of servers is a system having a plurality of servers to transition directly from a full performance 1st mode to an inactive 3rd mode.
- This scheme generally representing a non-useful power management scheme when applied to any single computer or server, but providing considerable benefit when the plurality of servers are managed in combination to provide a desired level of performance and power consumption savings.
- Table III describes the behaviors of selected component inside an exemplary computer system, such as a computer system configured as a server module, at the different power management modes (Modes 1, 2, 3, and 4) according to one embodiment of the invention.
- This embodiment implements somewhat different power management policies than the embodiment described relative to Table II and also addresses the manner in which certain other peripheral devices or other components may be power managed.
- the mode descriptions are therefore generically similar but the detail or submode descriptions differ somewhat, but such differences are semantic and each of the modes and submodes described in any of the embodiments are within the scope of the inventive system, apparatus, computer program, and method.
- Mode 1 the processor or CPU functionally able to execute instructions for operating system and application programs; CPU activities are monitored, and the internal CPU clock frequency and CPU core voltage may be lowered if activity level of the CPU falls below some threshold (predefined or dynamically determined threshold).
- the voltage regulator is set to deliver the maximum (or specified nominal) CPU core voltage, the clock generator, RAM, hard disk drive, core logic, NIC, BIOS, and Real-Time Clock (RTC) are ON.
- the video may independently be controlled to be on or off and may even be absent from the system as video signals frequently are not needed for server systems, except in some cases of set-up or service.
- a microcontroller is operative and remains in continuous communications with the Management Module (or with an different Server Module designated or selected to operate as a manager or supervisor.
- TABLE III Exemplary behaviors of selected components inside a computer system (e.g. server module) at the different power management modes according to one particular embodiment of the invention. Other embodiments support alternative or additional modes and transitions between modes as described for example in Table II.
- 1 st Mode 2 nd Mode 3 rd Mode CPU 1) Execute applications 1) Execute applications 1) CPU is in very low 2) Monitor CPU activities 2) Monitor CPU activities power state 3) Lower internal CPU 3) Go to the 1 st mode if 2) Return to 2 nd mode or clock frequency and activity level rises above a 3) Return to 1 st mode voltage if activity level pre-defined threshold falls below a pre-defined 4) Go to the 3 rd mode after threshold (go to 2 nd receiving commands from mode) an external master via standard network protocol (In Band communication) Voltage CPU core voltage is set CPU core voltage is set to CPU core voltage is set to Regulator to maximum less than maximum be equal to or less than core voltage in 2nd mode setting. Clock ON ON Stop most (or all) clocks.
- RAM ON ON Suspended (refresh only)
- Core Logic ON ON Suspended after receiving commands from the CPU or signal from uC NIC ON ON Suspended after receiving commands from the CPU or turning off NIC Clk.
- Send resume signal to core logic after a predefined packet is received e.g.
- Mode 2 the CPU still executes operating system and application program instructions, CPU activity is still monitored, and if the activity level rises above some predetermined or dynamically determined threshold (or according to some other rule or policy) the CPU enters Mode 1 operation, but the CPU enters Mode 3 in response to receipt of Mode 3 entry commands received from a manager of supervisor.
- Mode 3 entry commands may generally be received from an external master via standard in-band network protocols.
- the voltage regulator that supplies CPU core voltage is set to less than maximum core voltage.
- the clock generator is on but will (in preferred embodiments) deliver a lower frequency clock signal, and RAM, hard disk drive, core logic, NIC, BIOS, and Real-Time Clock (RTC) are ON.
- the Video may independently be controlled as in Mode 1.
- a microcontroller is operative in Mode 2 to activate a suspend signal of the core logic power management unit or PMU (Out of Band) after receiving commands from the management module (or server module acting as a designated master or manager) and causes the particular server and/or multiple servers within the system to enter the 3rd mode.
- PMU Out of Band
- Mode 3 the CPU is placed in a very low power consumption state and can return to Mode 1 or to Mode 2 upon the occurrence of some predetermined condition such as are described elsewhere in this specification.
- the voltage regulator that provides CPU core voltage is set to a voltage equal to or less than the core voltage in Mode 2 to thereby save power over that consumed in either of Modes 1 or 2.
- the clock generator is also stopped so that power consumed switching devices is substantially eliminated.
- the clocks in Mode 3 may be operated as a very slow rate, for example a few Hz to a few hundred Hz, or some other low clock frequency relative to the normal clock rate of the CPU.
- RAM is suspended (that is the memory contents are refreshed only), the Hard Disk drive or drives are suspended after receiving commands from the CPU (or other commands to spin down and go into a suspend state).
- the core logic is also placed into a low power consuming suspend state after receiving a command from the CPU or signal from the micro-controller.
- Mode 3 operation also provides for suspension of the network interconnect card or circuit (NIC) after receiving commands from the CPU or turning off the NIC clock.
- NIC network interconnect card or circuit
- a resume signal may be generated and sent to the core logic if a predefined packet is received, such as for example, a Wake-On-LAN signal.
- the BIOS is suspended, and the RTC may send a resume signal to the core logic after a RTC alarm expires.
- the microcontroller continues to monitor communications with the management module or other designated master so that it may send a resume signal to the core logic after receiving commands directing this type of action from the management module or other designated management master. If the Video was on prior to entering Mode 3, the Video is suspended after receiving commands from the CPU or the Video Clock signal is stopped or turned off, and if it was off it remains off.
- the invention provides various embodiments associated with System, Method, and Architecture for Dynamic Server Power Management and Dynamic Workload Management for Multi-server Environment.
- a computer system comprising: a plurality of server computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the server computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, (ii) a second mode having a second maximum performance level lower than the first maximum performance level and a second power consumption rate lower than the first power consumption rate, and (iii) a third mode having a third maximum performance level lower than the second maximum performance level and a third power consumption rate lower than the second power consumption rate; and a power manager: (i) coupled to each of the server computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the server computers selected from the first mode, second mode, and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of
- a computer system comprising: a plurality of computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, and (ii) a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; and a power manager: (i) coupled to each of the computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- each of the computers further being operable in (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and the power manager further determining an operating mode for each of the computers selected from the first mode, the second mode, and the third mode based on the analyzed activity information and the predetermined policies.
- the computers comprise servers.
- the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof.
- the activity monitor comprises a network layer activity monitoring TCP/IP protocol data packets; and processor performance is incrementally lowered by the power manager using the mode control until data packets start dropping indicating that the processor performance is at the limit of adequacy and then increasing the processor performance by a specified increment to act as a safety margin to provide reliable communication of the packets.
- the application layer activity monitor comprises monitoring use of a port address within the computers, the monitoring including counting or measuring a number of times a specific port address is being requested within a predetermined period of time, and in response to that counting or measurement, placing a sufficient amount of computer performance to meet the performance requirement for each application requesting the port address.
- the computer system in embodiment (7), wherein the application layer activity monitor comprises monitoring use of a port address within the computers.
- the network layer activity monitor comprises monitoring use of a TCP/IP protocol within the computers.
- the physical layer activity monitor comprises monitoring the execution of idle threads within the computers.
- the physical layer activity monitor comprises monitoring counting activities having particular activity values within the computers.
- the first mode operation is characterized by operating the processor at a first processor clock frequency and a first processor core voltage
- the second mode operation is characterized by operating the processor at a second processor clock frequency and a second processor core voltage
- the third mode operation is characterized by operating the processor at a third processor clock frequency and a third processor core voltage
- the second mode of operation being further characterized in that the second processor clock frequency and the second processor core voltage in combination consuming less power than the first processor clock frequency and the first processor core voltage in combination, and the third processor clock frequency and the third processor core voltage in combination consuming less power than the second processor clock frequency and the second processor core voltage in combination.
- QoS quality of service
- the second processor core voltage is less than the first processor core voltage.
- the third processor core voltage is less than the second processor core voltage.
- a computer system comprising: a plurality of computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, and (ii) a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; and a power manager: (i) coupled to each of the computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode; each of the computers further being operable in (iii) a second mode having a second maximum performance level intermediate between
- a computer system comprising: a plurality of server computers each having at least one processor and an activity monitor identifying a level of activity for the at least one processor, the activity monitor comprising an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof; each of the server computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, (ii) a second mode having a second maximum performance level lower than the first maximum performance level and a second power consumption rate lower than the first power consumption rate, and (iii) a third mode having a third maximum performance level lower than the second maximum performance level and a third power consumption rate lower than the second power consumption rate; and a power manager operative in a separate power manager computer: (i) coupled to each of the server computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (
- a method of operating computer system having a plurality of server computers, each server computer including at least one processor, and each computer being operable in a first mode having a first maximum performance level and a first power consumption rate, and a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; the method comprising: monitoring activity within the computers and identifying a level of activity for the at least one processor within the computers; analyzing the plurality of level of activity information; determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information; and generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- the invention provides various embodiments associated with System and Method for Activity or Event Based Dynamic Energy Conserving Server Reconfiguration.
- An information processing system comprising: a frame or enclosure for mounting a plurality of devices; a backplane having a plurality of backplane electrical connectors disposed within the frame or enclosure; and a plurality of devices, each including a device electrical connector, matingly coupled to the backplane electrical connectors, the plurality of devices including at least one network device for coupling the system with an external network.
- a system as in embodiment (1), wherein the at least one network device comprises a device selected from the set of network devices consisting of a server device, a computer node device, a monitor node device, a management module, a server module, and combinations thereof.
- the at least one network device includes a processor and a memory integral with or coupled to the processor.
- the plurality of devices further comprises a device selected from the set of devices consisting of a power supply, a fan or fan module, and combinations thereof.
- a system as in embodiment (1), wherein the at least one network device comprises at least one server computer having at least one processor and a power manager.
- the power manager is integral with the server computer.
- the power manager is separate from the server computer.
- (10) A system as in embodiment (9), wherein: the or each server computer further being operable in: (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and the power manager further determining an operating mode for each of the computers selected from the first mode, the second mode, and the third mode based on the analyzed activity information and the predetermined policies.
- (11) A system as in embodiment (1), wherein the system further comprises a power manager.
- (12) A system as in embodiment (10), wherein the system further comprises a switching module, and the power manager receives activity indicators for the switching module and controls an operating mode of the switching module in response thereto.
- a system as in embodiment (10), wherein the computer comprises a server module that is power managed by adjusting processor performance to one or more of a predicted processor processing requirement and a measured processor processing requirement.
- the predicted processor processing requirement is a Quality of Service (QoS) based requirement
- the measured processor processing requirement comprises a substantially real-time measured processor processing requirement.
- the substantially real-time processor processing requirement comprises an idle thread execution detection and response thereto.
- power (or energy) is conserved by controlling the computer based on a control procedure algorithm to enter a first level of power (energy) saving by adjusting the performance of the processor within the computer to substantially match the computer processor loading demand.
- the power manager includes a control procedure algorithm implemented as software to implement a power on demand control procedure.
- each computer is configurable as a particular type of network device.
- the network device configured in the computer node is a network device selected from the set consisting of a web server, a streaming media server, a cache server, a file server, an application server, a router, and combinations thereof.
- the network device is reconfigurable at any time based on types of activities detected within the network to which the network device is or may be connected.
- the types of activities present on a network to which the activity monitor is coupled that are monitored by the activity monitor include volume of web pages served, volume of streaming media served, volume of files served, volume of applications served, volume of cached data served, amount of network traffic routed, and combinations thereof.
- a selected one of the plurality of computers is designated as a master providing the power manager, and reconfiguration of a network device from one form of network device to another form of network device is initiated by any computer that has been designated as a master computer.
- reconfiguration of the computer comprises altering the software and/or firmware instructing the computer.
- reconfiguration of the computer comprises altering the data organization of a data storage device integral with or coupled to the computer.
- the data storage device comprises a hard disc drive based RAID storage array and altering the data organization comprises altering rad configuration of the data to provide better performance for the type of data being served.
- the software executes within a processor and memory associated within each network device.
- the plurality of network devices each comprise a server group.
- the plurality of network devices each comprise a computer server module.
- each computer server module is configured as a computer server module selected from the group consisting of a web server, a streaming media server, a cache server, a file server, an application server, a router, and combinations thereof.
- each computer server module is configured as a computer server module selected from the group consisting of a web server, a streaming media server, a cache server, a file server, an application server, a router, and combinations thereof.
- the network activity associated with all or any subset of physical network device within a grouped logical network device may be monitored as a composite or in aggregate.
- grouping is accomplished by aggregating all of the activity in each computer and directing each computer in the logical group to operate at the same operating mode.
- the computer selected to operate in the third mode is a computer that has the smallest cumulative duration operating in the third mode amongst the plurality of computers.
- (50) A system as in embodiment (47), wherein the computer selected to operate in the third mode is rotated sequentially amongst the plurality of computers.
- the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof.
- the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof.
- (52) A system as in embodiment (51), wherein at the physical level the number of processor idle threads executed within a predetermined period of time are measured to determine processor loading and the processor performance is adjusted to by altering the operating mode to substantially match the level of processor loading.
- the predetermined amount of additional processor performance is between about one-percent and about five-percent additional performance.
- the first mode operation is characterized by operating the processor at a first processor clock frequency and a first processor core voltage
- the second mode operation is characterized by operating the processor at a second processor clock frequency and a second processor core voltage
- the third mode operation is characterized by operating the processor at a third processor clock frequency and a third processor core voltage
- the second mode of operation being further characterized in that the second processor clock frequency and the second processor core voltage in combination consuming less power than the first processor clock frequency and the first processor core voltage in combination, and the third processor clock frequency and the third processor core voltage in combination consuming less power than the second processor clock frequency and the second processor core voltage in combination.
- the unequal increments include placing one or more of the plurality of physical devices in the third mode operating mode.
- the unequal increments include placing one or more of the plurality of physical devices in the second mode operating mode.
- the unequal increments include placing one or more of the plurality of physical devices in a powered-off fourth mode.
- the activity monitor comprises a network layer activity monitoring TCP/IP protocol data packets; and processor performance is incrementally lowered by the power manager using the mode control until data packets start dropping indicating that the processor performance is at the limit of adequacy and then increasing the processor performance by a specified increment to act as a safety margin to provide reliable communication of the packets.
- the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof.
- the application layer activity monitor comprises monitoring use of a port address within the computers, the monitoring including counting or measuring a number of times a specific port address is being requested within a predetermined period of time, and in response to that counting or measurement, placing a sufficient amount of computer performance to meet the performance requirement for each application requesting the port address.
- the first predetermined performance is a maximum performance and the second predetermined performance is a second level power saving mode.
- the first predetermined performance is a maximum performance and the second predetermined performance is a third level power saving mode.
- (70) A system as in embodiment (9), wherein the power manager applies different policies for different application types including using different rules to determine and predict system performance requirements.
- (71) A system as in embodiment (70), wherein the different application types comprise different server types.
- 72) A system as in embodiment (70), wherein the different rules comprise different measurement procedures.
- 73) A system as in embodiment (70), wherein the system performance requirements comprise processor performance requirements.
- 74) A system as in embodiment (70), wherein the system performance requirements comprise server loading performance requirements.
- (75) A system as in embodiment (70), wherein the application type comprises a network application.
- (76) A system as in embodiment (75), wherein the network application comprises a network file server (NFS) application.
- NFS network file server
- the activity based measured performance comprises an idle thread execution based activity measure.
- the computers selected for such lower power consumption is selected according to predetermined rules such that different computers are placed in lower power consumption mode each time such selection is required.
- the predetermined rules provide for random selection of one of the computers.
- the predetermined rules provide for cycling through the computers according to some predetermined ordering.
- the reduced power operation includes being powered off.
- the reduced power operation includes being placed in a suspend mode.
- a computer placed in mode 3 is in a suspend state and may be woken up and placed in the first mode or the second mode by any one of a plurality of events including by a wake on LAN signal event.
- the computers include a non-volatile memory for storing operational history.
- a system as in embodiment (101), wherein the rotatable mass storage device comprises a rotatable magneto-optical disk drive.
- the rotatable mass storage device is power managed by controlling the rotation of a motor rotating the rotatable device, wherein the disc drive is not rotated when a computer associated with the drive is in a mode 3 operating condition.
- the computers are configured as network server devices and a network load versus allocated network device performance profile is provided for each different type of network server device, and the performance level set for operation of the network device is established by reference to the profile.
- the profile is implemented as an analytical expression executed in software or firmware.
- 109) A system as in embodiment (106), wherein the profile is implemented as a look-up-table stored in a memory.
- At least one of the computers comprises a network server device and the activity monitoring for the network server device comprises a monitoring or either the network device load or the network device quality of service (QoS); and wherein the monitoring is performed by the activity monitor or by a separate management computer, or both.
- QoS network device quality of service
- the monitoring is performed by the activity monitor or by a separate management computer, or both.
- the system includes at least one temperature sensor within an enclosure holding the computers for monitoring and reporting the temperature proximate the sensor to a computers configured to monitor the temperature.
- the plurality of temperature sensors are spatially distributed to provide temperature monitoring of different network devices within the enclosure.
- the plurality of temperature sensors are spatially distributed to provide temperature monitoring of different network devices and power supplies within the enclosure.
- 118 A system as in embodiment (111), wherein after the power consumption operating mode has been lowered permitting the computer to be operated at a higher power consuming state when the temperature sensed is below a predetermined temperature value, the lower temperature value being selected to provide hysteresis and prevent oscillation between higher power state and lower powered state.
- the particular network device that is transitioned to a lower power consumption state is selected based on predetermined rules.
- the predetermined rules include a quality of service indicator.
- additional computer devices are sent to lower energy consuming modes if the temperature remains above a predetermined temperature value.
- (123) A system as in embodiment (10), wherein power consumption within the system is reduced by adjusting the number and motor speed of cooling fans responsible for cooling the computer.
- the plurality of computers are disposed within a common enclosure and the system further comprising a plurality of temperature sensors and a plurality of cooling devices are also disposed within the enclosure, the plurality of temperature sensors communicating a temperature signal to a temperature control means and the control means adjusting the on/off status and operational parameters of the cooling units to extract heat according to predetermined rules.
- the power manager comprises the temperature control means.
- a power-conservativemulti-nodenetwork device comprising: an enclosure having a power supply and a back-plane bus; a plurality of hot-pluggable node devices in the form of printed circuit (PC) cards adapted for connection with the back-plane buss; and each the node device being reconfigurable in substantially real-time to adapt to changing conditions on the network.
- PC printed circuit
- a computer program product for use in conjunction with a computer system having a plurality of server computers, each server computer including at least one processor, and each computer being operable in a first mode having a first maximum performance level and a first power consumption rate, and a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate
- the computer program product comprising a computer readable storage medium and a computer program mechanism embedded therein, the computer program mechanism, comprising: a program module that directs at least one computer, to function in a specified manner, the program module including instructions for: monitoring activity within the computers and identifying a level of activity for the at least one processor within the computers; analyzing the plurality of level of activity information; determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information; and generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- the invention provides various embodiments associated with System, Method, Architecture, and Computer Program Product for Dynamic Power Management in a Computer System.
- a method for controlling the operating mode and as a result the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges comprising: while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range, (i) monitoring the computer system to detect the occurrence or non-occurrence of a first event; and (ii) transitioning the computer system from the first selected operating mode to a second selected operating mode exhibiting that second selected operating mode's power consumption range.
- the method in embodiment (1), wherein the first event comprises execution of a predetermined plurality of idle threads.
- the method in embodiment (1), wherein the first event comprises a wake on LAN signal event.
- the method in embodiment (1), wherein the first event comprises the occurrence of some specified level of CPU processing capability availability that is derived from either an enumeration or a statistical evaluation of the idle thread or idle threads that are being or have been executed during some time period.
- one of the first and second events comprises a measured decrease in server load.
- one of the first and second events comprises a predicted decrease in server load.
- one of the first and second events comprises a measured decrease in processor tasking.
- one of the first and second events comprises a predicted decrease in processor tasking.
- one of the first and second events comprises a measured decrease in communication channel bandwidth.
- one of the first and second events comprises predicted decrease in communication channel bandwidth.
- the predicted decrease in server load is a prediction based at least in part on time of day.
- the predicted decrease in server load is a prediction based at least in part on a quality of service requirement.
- the method in embodiment (12), wherein the predicted decrease in processor tasking is a prediction based at least in part on time of day.
- the method in embodiment (12), wherein the predicted decrease in processor tasking is a prediction based at least in part type of content to be processed by the computer system.
- the predicted decrease in server loading is a prediction based at least in part type of content to be served by the computer system.
- the method in embodiment (12), wherein the manner of the prediction is further based on the content served by the server computer system.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 1) in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2′) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2′′) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2′′′) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage just sufficient to maintain switching circuits in the processor unit at the processing unit clock frequency, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3) in which the processing unit is operated at a slow but non-zero frequency processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′′′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than or equal to a maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′′′′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and is at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than a maximum rated logic circuit operating voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′′′′′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a substantially zero logic circuit clock frequency and at a logic circuit operating voltage that is just sufficient to maintain logic circuit operating state.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4′) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a real-time clock and circuit for waking the logic circuit and the processing unit are maintained in operation.
- Mode 4′ in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage
- the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a real-time clock and circuit for waking the logic circuit and the processing unit are maintained in operation.
- one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4′′) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a circuit for waking the logic circuit and the processing unit are maintained in operation.
- Mode 4′′ mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage
- the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a circuit for waking the logic circuit and the processing unit are maintained in operation.
- the first selected operating mode and the second selected operating mode comprises different operating modes selected from the set of operating modes consisting of: (i) a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; (ii) a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; and (iii) a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency.
- a computer program product for use in conjunction with a computer system including at least one processing unit, a memory coupled to the at least one processing unit, and logic circuits coupled to the processing unit contributing to operation of the computer system, a method for controlling the operating mode and as a result the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges;
- the computer program product comprising a computer readable storage medium and a computer program mechanism embedded therein, the computer program mechanism, comprising: a program module that directs the computer system to function in a specified manner, the program module including instructions for: (i) monitoring the computer system to detect the occurrence or non-occurrence of a first event while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range; and (ii) transitioning the
- a computer system comprising: at least one processing unit and a memory coupled to the at least one processing unit; and logic circuits coupled to the processing unit contributing to operation of the computer system; a controller for controlling the operating mode and as a result, the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges; the controller being operable while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range, (i) to monitor the computer system to detect the occurrence or non-occurrence of a first event; and (ii) to transition the computer system from the first selected operating mode to a second selected operating mode exhibiting that second selected operating mode's power consumption range.
Abstract
Description
- This application is a continuing application under 35 U.S.C. §§ 119(e) and 120, wherein applicant and inventor claim the benefit of priority to U.S. Provisional Application Ser. No. 60/283,375 entitled System, Method And Architecture For Dynamic Server Power Management And Dynamic Workload Management for Multi-Server Environment filed Apr. 11, 2001; U.S. Provisional Application Ser. No. 60/236,043 entitled System, Apparatus, and Method for Power-Conserving Multi-Node Server Architecture filed Sep. 27, 2000; and U.S. Provisional Application Ser. No. 60/236,062 entitled System, Apparatus, and Method for Power Conserving and Disc-Drive Life Prolonging RAID Configuration filed Sep. 27, 2000; each of which application is hereby incorporated by reference.
- The following U.S. utility patent applications are also related applications: U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70531/RMA) entitled System, Method, and Architecture for Dynamic Server Power Management and Dynamic Workload Management for Multi-server Environment filed May 2, 2001; U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70532/RMA) entitled System and Method for Activity or Event Based Dynamic Energy Conserving Server Reconfiguration filed May 2, 2001; U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70533/RMA) entitled System, Method, Architecture, and Computer Program Product for Dynamic Power Management in a Computer System filed May 2, 2001; U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70534/RMA) entitled Apparatus, Architecture, and Method for Integrated Modular Server System Providing Dynamically Power-managed and Work-load Managed Network Devices filed May 2, 2001; U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70535/RMA) entitled System, Architecture, and Method for Logical Server and Other Network Devices in a Dynamically Configurable Multi-server Network Environment filed May 2, 2001; U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70536/RMA) entitled Apparatus and Method for Modular Dynamically Power-Managed Power Supply and Cooling System for Computer Systems, Server Applications, and Other Electronic Devices filed May 2, 2001; and, U.S. utility patent application Ser. No. ______ (Attorney Docket No. A-70537/RMA) entitled Power on Demand and Workload Management System and Method; each of which applications is hereby incorporated by reference.
- This is also a continuing application claiming the benefit of priority under 35 U .S.C. § 120 to each of the following applications: U.S. patent application Ser. No. 09/558,473 filed Apr. 25, 2000, entitled System and Method Of Computer Operating Mode Clock Control For Power Consumption Reduction; which is a continuation of U.S. patent application Ser. No. 09/121,352 filed Jul. 23, 1998, entitled System and Method of Computer Operating Mode Control for Power Consumption Reduction; which is a division of application Ser. No. 08/767,821 filed Dec. 17, 1996, entitled Computer Activity Monitor Providing Idle Thread and Other Event Sensitive Clock and Power Control abandoned; which is a continuation of application Ser. No. 08/460,191 filed Jun. 2, 1995, entitled Activity Monitor That Allows Activity Sensitive Reduced Power Operation of a Computer System abandoned; which is a continuation of application Ser. No. 08/285,169 filed Aug. 3, 1994, entitled Power Management for Data Processing System, abandoned; which is a continuation of application Ser. No. 08/017,975 filed Feb. 12, 1993 entitled Power Conservation Apparatus Having Multiple Power Reduction Levels Dependent Upon the Activity of a Computer System, U.S. Pat. No. 5,396,635; which is a continuation of application Ser. No. 07/908,533 filed Jun. 29, 1992 entitled Improved Power Management for Data Processing System, abandoned; which is a continuation of application Ser. No. 07/532,314 filed Jun. 1, 1990 entitled, Power Management for Data Processing System, now abandoned; each of which applications are hereby incorporated by reference.
- This application is also related to: U.S. Pat. No. 6,079,025 issued Jun. 20, 2000 entitled system and Method of Computer Operating Mode Control For Power Consumption System; U.S. Pat. No. 5,892,959 issued Apr. 6, 1999 entitled Computer Activity Monitor Providing Idle Thread And Other Event Sensitive Clock and Power Control; U.S. Pat. No. 5,799,198 issued Aug. 25, 1998 entitled Activity Monitor For Computer systems Power Management; U.S. Pat. No. 5,758,175 issued May26, 1998 entitled Multi-Mode Power Switching For Computer Systems; U.S. Pat. No. 5,710,929 issued Jan. 20, 1998 entitled Multi-State Power Management For Computer System; and U.S. Pat. No. 5,396,635 issued Mar. 7, 1995 for Power Conservation Apparatus Having Multiple Power Reduction Levels Dependent Upon the Activity of a Computer System; each of which patents are herein incorporated by reference.
- This invention pertains generally to architecture, apparatus, systems, methods, and computer programs and control mechanisms for managing power consumption and work-load in data and information servers; more particularly to power consumption and workload management and control systems for high-density multi-server computer system architectures that maintain performance while conserving energy and to the method for power management and workload management used therein, and most particularly to system, method, architectures, and computer programs for dynamic server power management and dynamic workload management for multi-server environments.
- Heretofore, servers generally, and multi-node network servers in particular, have paid little if any attention to power or energy conservation. Such servers were designed and constructed to run at or near maximum levels so as to serve data or other content as fast as possible, or where service demands were less than capacity to remain ever vigilant to provide fast response to service requests. Increasing processor and memory speeds have typically been accompanied by higher processor core voltages to support the faster device switching times, and faster hard disk drives have typically lead to faster and more energy-hungry disk drive motors. Larger memories and caches have also lead to increased power consumption even for small single-node servers. Power conservation efforts have historically focused on the portable battery-powered notebook market where battery life is an important marketing and use characteristic. However, in the server area, little attention has been given to saving power, such servers usually not adopting or utilizing even the power conserving suspend, sleep, or hibernation states that are available with some Microsoft 95/98/2000, Linux, Unix, or other operating system based computers, personal computers, PDAs, or information appliances.
- Multi-node servers present a particular energy consumption problem as they have conventionally be architected as a collection of large power hungry boxes interconnected by external interconnect cables. Little attention has been placed on the size or form factor of such network architectures, the expansability of such networks, or on the problems associated with large network configurations. Such conventional networks have also by-and-large paid little attention to the large amounts of electrical power consumed by such configurations or in the savings possible. This has been due in part because of the rapid and unexpected expansion in the Internet and in servers connected with and serving to Internet clients. Internet service companies and entrepreneurs have been more interested in a short time to market and profit than on the effect on electrical power consumption and electrical power utilities; however, continuing design and operation without due regard to power consumption in this manner is problematic.
- Networks servers have also by-and-large neglected to factor into the economics of running a network server system the physical plant cost associated with large rack mounted equipment carrying perhaps one network node per chassis. These physical plant and real estate costs also contribute to large operating costs.
- In the past, more attention was given to the purchase price of equipment and little attention to the operating costs. It would be apparent to those making the calculation that operating costs may far exceed initial equipment purchase price, yet little attention has been paid to this fact. More recently, the power available in the California electrical market has been at crisis levels with available power reserves dropping below a few percent reserve and rolling blackouts occurring as electrical power requirements drop below available electrical power generation capacity. High technology companies in the heart of Silicon Valley cannot get enough electrical power to make or operate product, and server farms which consume vast quantities of electrical energy for the servers and for cooling equipment and facilities in which they are housed, have stated that they may relocated to areas with stable supplies of low-cost electricity.
- Even were server manufactures motivated to adopt available power management techniques, such techniques represent only a partial solution. Conventional computer system power management tends to focus on power managing a single CPU, such as by monitoring certain restricted aspects of the single CPU operation and making a decision that the CPU should be run faster to provide greater performance or more slowly to reduce power consumption.
- Heretofore, computer systems generally, and server systems having a plurality of servers where each server includes at least one processor or central processing unit (CPU) in particular have not been power managed to maintain performance and reduce power consumption. Even where a server system having more than one server component and CPU may possibly have utilized a conventional personal computer architecture that provided some measure of localized power management separately within each CPU, no global power management architecture or methods have conventionally been applied to power manage the set of servers and CPUs as a single entity.
- The common practice of over-provisioning a server system so as to be able to meet peak demands has meant that during long periods of time, individual servers are consuming power and yet doing no useful work, or several servers are performing some tasks that could be performed by a single server at a fraction of the power consumption.
- Operating a plurality of servers, including their CPU, hard disk drive, power supply, cooling fans, and any other circuits or peripherals that are associated with the server, at such minimal loading also unnecessarily shortens their service life. However, conventional server systems do not consider the longevity of their components. To the extent that certain of the CPUs, hard disk drives, power supplies, and cooling fans may be operated at lower power levels or for mechanical systems (hard disk drive and cooling fans in particular) their effective service life may be extended.
- Therefore there remains a need for a network architecture and network operating method that provides large capacity and multiple network nodes or servers in a small physical footprint and that is power conservative relative to server performance and power consumed by the server, as well as power conservative from the standpoint of power for server facility air conditioning. These and other problems are solved by the inventive system, apparatus and method. There also remains a need for server farms that are power managed in an organized global manner so that performance is maintained while reducing power consumption. There also remains a need to extend the effective lifetime of computer system components and servers so that the total cost of ownership is reduced.
- Aspects of the invention provide network architecture, computer system and/or server, circuit, device, apparatus, method, and computer program and control mechanism for managing power consumption and workload in computer system and data and information servers. Other embodiments of the invention further provides power and energy consumption and workload management and control systems and architectures for high-density and modular multi-server computer systems that maintain performance while conserving energy and method for power management and workload management. Dynamic server power management and optional dynamic workload management for multi-server environments is provided by aspects of the invention. Modular network devices and integrated server system, including modular servers, management units, switches and switching fabrics, modular power supplies and modular fans and a special backplane architecture are provided as well as dynamically reconfigurable multi-purpose modules and servers.
- FIG. 1 is a diagrammatic illustration showing an embodiment of the inventive power conserving power management between two servers and a manager.
- FIG. 2 is a diagrammatic illustration showing an alternative embodiment of a server system showing detail as to how activity may be detected and operating mode and power consumption controlled in response.
- FIG. 3 is a diagrammatic illustration showing a graph of the CPU utilization (processor activity) as a function of time, wherein the CPU utilization is altered by entering different operating modes.
- FIG. 4 is a diagrammatic illustration showing an exemplary state engine state diagram graphically illustrating the relationships amongst the modes and identifying some of the transitions between states or modes for operation of an embodiment of the inventive system and method.
- FIGS.5-12 are diagrammatic illustrations showing exemplary state diagram for operating mode transitions.
- FIG. 13 is a diagrammatic illustration showing the manner in which a plurality of servers may operate in different modes based on local detection and control of selected mode transitions and local detection but global control of other selected mode transitions.
- The present invention pertains to computer system architectures and structures and methods for operating such computer system architectures in a compact high-performance low-power consumption manner. Computers, information appliances, data processing systems, and all manner of electronic systems and devices may utilize and benefit from the innovations described herein. Aspects of the invention also contribute to reliability, ease of maintenance, and longevity of the system as a whole and operation components thereof. In an application that is of particular importance and which benefits greatly from the innovations described here, the computer system is or includes a server system having at least one and more typically a plurality of servers. Each server will include at least one processor or CPU but may include multiple CPUs. In multiple server configurations significant power consumption reduction is achieved by applying the inventive power management scheme. These and other aspects of the invention are described in the sections that follow.
- At least some embodiments of the invention provide a modular configuration where computers, servers, managers, and other devices and/or components are provided in a modular form so that such devices or components may readily be placed into service, maintained, removed from service, and/or configured within a rack or enclosure to provided desired operational features. References to “modular” devices, such as for example “modular server”, “server module”, “management module”, or other module are therefore intended to apply to either a modular or non-modular device or component. For example, in the specification we conveniently refer to a “server” or “server module” to mean any server.
- In still another aspect the inventive structure and method provide for significant power consumption reduction and energy savings as compared to conventional network and server architectures as only those power consuming resources that are actually needed to provide the quality of service required are in an active mode. Those node resources that are not needed may be powered off or placed in some power conserving standby mode until needed. In addition, operations performed by one or more nodes may be shifted to another node so that only the remaining active nodes consume power and the remaining nodes are in standby mode or powered off until needed. The intelligence within one of the nodes acting as a master node for the cluster or ISS may then wake up the inactive node and configure it for operation. A system may be woken up and placed in any of the available operating modes by any one of a plurality of events. Nodes may also be placed into an inactive or power conserving mode when no demands are made on their resources independent of whether responsibility for their functionality has been shifted to another node or nodes. In one embodiment of the invention the power consumed is reduced by a factor of about 10-times as compared to a standard 19-inch wide by 1.75-inch high (1U) rack mountable network node device. This power savings is accomplished at least in part by one or more of the following measures: the reduction in the number of power supplied, use of the mounting plate as a heat sink to assist in removing heat from the enclosure, providing power saving controls to circuits and devices within the ISS enclosure, and the above described ability to reconfigure and take off line unneeded capacity.
- Many different types of servers architectures are known in the art. Typically, such servers have at least one processor with associated fast random access memory (RAM), a mass storage device that stores the data or content to be served by the server, a power supply that receives electrical power (current and voltage) from either a battery or line voltage from an electrical utility, a network communication card or circuit for communicating the data to the outside world, and various other circuits that support the operation of the CPU, such as a memory (typically non-volatile ROM) storing a Basic Input-Output System (BIOS), a Real-Time Clock (RTC) circuit, voltage regulators to generate and maintain the required voltages in conjunction with the power supply, and core logic as well as optional micro-controller(s) that communicate with the CPU and with the external world to participate in the control and operation of the server. This core logic is sometimes referred to as the Northbridge and Southbridge circuits or chipsets.
- From a somewhat different perspective, variations in server architecture, reflect the variations in personal computers, mainframes, and computing systems generally. The vast structural, architectural, methodological, and procedural variations inherent in computer systems having chips, chipsets, and motherboards adapted for use by Intel Processors (such as the Intel x86, Intel Pentium™, Intel Pentium™ II, Intel Pentium™ III, Intel Pentium™ IV), Transmeta Crusoe™ with LongRun™, AMD, Motorola, and others, precludes a detailed description of the manner in which the inventive structure and method will be applied in each situation. Those having ordinary skill will appreciate in light of the description that the inventive structure and method apply to a broad set of different processor and computer/server architecture types and that minor variations within the ordinary skill of a practitioner in the field may be made to adapt the invention to other processor/system environments.
- Before describing particular implementations that relate to more or less specific CPU designs and interfaces, attention first directed to a simplified embodiment of the inventive system and method with respect to FIG. 1. In this embodiment, at least two (and up to n) servers or server modules (where servers are made in modular form or configuration)402-1, . . . , 402-N are provided, each including a CPU 404 and a
memory 408. CPU 404 includes anactivity indicator generator 406 which generates activity indicators, and either (i) communicates the activity indicators tomemory 408 for storage in an activity indicator(s)data structure 410, or not shown, (ii) communicates them directly to a server module control unit andalgorithm 432 withinmanagement module 430. Different types of activity indicators such as are described elsewhere in the specification, such as for example an idle thread based activity indicator may be used. Whether stored in memory or communicated directly, the activity indicator(s) are used by the management module to determine the loading on each of the server modules individually and as a group. In one embodiment, activity information or indicators created on any one computer or device (such as a server module) is accessible to a manager or supervisor via standard networking protocol. - Although not illustrated in FIG. 1, analogous structure and signals generated and received may be used to control the operation of core logic circuits to thereby control core logic voltage and core logic clock signals in a manner to reduce power consumption where such core logic power management is provided.
- Voltage and frequency are regulated locally by the CPU using an activity monitoring scheme, such as for example one of the activity monitoring scheme illustrated in Table I.
TABLE I Exemplary Activity Monitoring Schemes carried out in CPU or PMU Carried out by CPU Carried out by PMU Application Layer Port Address NA Network Layer TCP/IP NA Physical Layer Idle Threads, Activity Counter I/O Activities - This power management scheme may be interpreted in one aspect as providing a Mode1-to-Mode2 and Mode2-to-Mode1 power management scheme, where both
Mode 1 and Mode2are active modes and the state of the CPU in eitherMode 1 orMode 2 is controlled locally by the CPU, and in another aspect as providing a Mode3 (inactive mode or maintenance of memory contents only). Mode3 control may also be performed locally by the CPU, but in one of the preferred embodiments of the invention, entry into aMode 3 stage is desirably controlled globally in a multi-CPU system. Where the multi-CPU's are operative with a plurality of servers for multi-server power management, the Management Module (or a Server Module acting as a manager on behalf of a plurality of server modules) determines which Server Module should enter aMode 3 state using the Server Module control algorithm andunit 432. Activity monitoring ofindividual Server Modules 402 is desirably based on the standard network protocol, such as for example SNMP. Therefore the activity indicators may be retrieved from theCPU 406 ormemory 408 viaNIC 440 as is known in the art. A communication link coupling microcontrollers (μC) 442 together, and in particular the microcontroller of the Management Module with the microcontrollers of the several Server Modules. This permits the management module to communicate commands or signals to the server modules which are received by the microcontrollers even when the CPUs are in a suspended state (Mode 3). In so providing for monitoring over the first link (the Ethernet) and control over the second link (the AMPC bus), the server modules may be monitored for activity and controlled globally to reduce power consumption while providing sufficient on-line capacity. It is noted that the power management may be effected by altering either or both of the CPU clock frequency 420 or the CPU voltage 416. - Although a
separate management module 430 is illustrated in FIG. 1, it should be understood that the management functionality generally, and the server module control algorithm in particular may be implemented by one of the operating server modules. For example, the control algorithm would be implemented as a software or firmware procedure executing in the CPU and processor of a server module designated according to predetermined rules, policies, or procedures to be the master. - It is noted that although several of the modes described conserve power, they do not compromise performance, as the cumulative combination of server modules is always maintained at or above minimum targeted performance.
- In FIG. 2 there is illustrated an
exemplary system 301 including a server (such as for example, an ISSU server module) 302-1, coupled to a switch (such as for example, an ISSU switch module) 304, and through theswitch 304 and optionally via a micro-controller (μC) 314 withinserver 302 over a separate (optional) direct bus connection 312 (such as for example, the AMPC bus made by Amphus of San Jose, Calif.) to a power management supervisor (such as for example, ISSU management module) 316. As described elsewhere herein,switch 304 is responsible for connecting the various server module(s) 302, management module(s) 316, and other components that are or may be controlled to achieve the power conservation features of the invention. Recall that such subsystems as the power supply (not shown) and cooling or fan modules may also be coupled through theswitch 304. The connectivity and signals shown in the diagram are intended to show significant control paths pertinent to the operation of the invention, and therefore some signals that are conventional or do not illustrate the operation of the invention are not shown to avoid obscuration of the invention. - Attention is now focused on the internal structure and operation of the
server module 302. Duringoperation CPU 320 executes commands or instructions, or when no instructions are present to be executed, executes idle threads. The activity level of the CPU is monitored and acontrol signal Vcc_CPU_control 322 is generated based on that sensed activity or lack of activity. The manner in which this activity is sensed or the manner and characteristics of the Vcc_CPU_control signal will typically vary depending on the processor type, operating system, and other factors specific to the system architecture. By way of illustrative example, an indication as to the CPU activity or lack of activity may be generated by monitoring by executing an application layer function call that returns a value indicating the idle thread execution based activity. This is possible in the Microsoft Windows 98,2000, and NT operating environments, for example. - As the name implies, the
Vcc_CPU_control signal 322 which is an input signal tovoltage regulator 324 controls or influences the CPUcore voltage Vcc_CPU 326. As described elsewhere in this description, theCPU core voltage 326 may be raised and lowered in conjunction with the CPU clock frequency to provide adequate switching response of CPU circuits without excessive voltage. Although this embodiment illustrates that theVCC_CPU_control signal 322 is generated with in the CPU, in an alternative embodiment, it may be generated within thecore logic block 330. In one embodiment, the CPU clock is adjusted based on a signal from the core logic and the CPU voltage is adjusted on the basis of the CPU itself. This is due to the fact that the voltage change is desirably synchronized in time with the frequency change. In some sense, this control may be viewed as including an effective link from the core logic to control the voltage regulator output. -
Core logic 330 includes aPower Management Unit 332 of which many types are now known; however, one early example of a Power Management Unit is described in U.S. Pat. Nos. 5,396,635, 5,892,959 and 6,079,025 (each of which is herein incorporated by reference) by the inventor of the present application as well as in the other applications related thereto. In operation,PMU 332 receives a signal overbus 336 and generates anoutput signal 338 that is communicated overbus 340 toclock generator 342.Clock generator block 342 includes circuitry that generates aCPU clock 50, a corelogic clock signal 352, a Network Interconnect Card (NIC)clock signal 354, and avideo clock signal 356. -
RAM 328 is coupled tocore logic 330 via DRAM control line and hence to the CPU viabus 336.Hard disk drive 338 is similarly coupled tocore logic 330 to CPU viabus 336. In one implementation, Redundant Array of Independent Disc (RAID) data storage is provided for the server modules. As is known, this RAID storage provides considerable data redundancy. In order to implement this RAID in a power management efficient manner, two IDE controllers (or enhanced IDE controllers) are used to interface to two separate disk drives. Provision of two hard disk drives supportsRAID Level 0,RAID Level 1, andRAID Level 0+1 implementations. Aspect of the RAID power management disk drive longevity are described in co-pending U.S. Provisional Application Ser. No. 60/236,062 entitled System, Apparatus, and Method for Power Conserving and Disc-Drive Life Prolonging RAID configuration filed Sep. 27, 2000, hereby incorporated by reference. It is noted that providing RAID storage or multiple disk drives on the servers is advantages though not required. -
Clock generator 342 includes clock signal generating and logic circuitry or other means for generating a CPU clock signal at the desired frequency or for selecting a CPU clock signal from an available plurality of clock signal having different frequencies. Under the inventive power management scheme, the clock frequency is adjusted downward within a permissible CPU clock frequency range to provide a CPU processing power that matches the present need, and to the extent that the present need is below the maximum capability of the processor when operating at full permissible clock frequency, to reduce the power consumption of the CPU. As the CPU core voltage may be reduced below a maximum voltage when the clock frequency is below its maximum frequency, the CPU core voltage may be lowered with the clock frequency or speed. - A
PCI bus 360coupling NIC 362 andVideo processor 364 is provided and interfaces withCPU 320 viaCore logic 330.NIC 362 generates and provides aresume output 366 and NICClock input signal 368, andVideo processor 364 is provided with avideo clock signal 356 from theclock generator 342 and a suspend input signal 370. It is noted that the suspend and resume signals may come from multiple sources to affect the desired control and management. - In this illustrative embodiment, an
X-bus 374 is provided to couple the Real-Time Clock (RTC) 376 andBIOS 378 to thecore logic 330 and viabus 336 to the CPU as required.RTC 376 may generate aresume output signal 378. This RTC generatedresume signal 378 is therefore operative to activatePMU 332,core logic 330, andCPU 330 under a predetermined time or alarm condition. For example, the RTC may be set to generate aresume signal 378 at 8:00 am local time every day to bring theserver module 302 back online. - The NIC resume signal may be generated when a specific packet is received. When generated in one of these manners and communicated to the
PMU 332 it is operative to place thecore logic 336 back into an active state and henceCPU 320 into any selected state of mode. One situation in which the NIC resume signal may be generated is when the server module is in a powered-on but inactive state, such that the CPU clock is stopped (or operating at an extremely low clock frequency). Under such condition, a simple way of waking theserver module 302 is to communicate asignal 380 from management module 316 viaswitch 304. As the NIC will typically be kept active, it will receive thesignal 380 and generate theresume signal 366. - It is noted that each of the elements, such as the hard disk drive, Video processor and other power consuming elements may include means for receiving a control signal that places them into a power conserving state or that brings then out of on or more power conserving states into a full power and performance mode.
- It is noted that the embodiment illustrated in FIG. 2 represents a system that might utilize any of a number of conventional processors or CPU, and might for example utilize a CPU of the Intel Pentium, Pentium II, Pentium III, or Pentium IV types made by Intel Corporation of Santa Clara, Calif., various Advanced Micro Device CPUs, CPUs made by Transmeta, as well as other processors and CPUs as are known in the art.
- Having now described the physical architecture and connectivity of an exemplary Integrated Server System, the structure and operation of an exemplary server module, management module, and switch module, aspects of how these modules work independently and in synergistic manner to accomplish significant power or energy conservation without sacrificing performance (or with only an undetectable insignificant performance impact at most) are now described.
- Conventional servers do not take power consumption or power savings into consideration in their normal operation. The primary philosophy of data center and internet service providers (ISPs) is over provision. If one considers the relationship between traffic (or load) and the power consumption, conventional servers operate at a relatively constant and high power level that is independent of load. The processors and associated memory typically run at maximum clock rate or frequency, full supply voltage to the processor core, hard disc drives on and rotating constantly, and video and other sub-systems and ports on and operable all the time independent of whether they are being used at that time.
- Power conservation features such as may be provided in consumer personal computers (PCs) such as the suspend, sleep, hibernation, and the like types of reduced power operation. Several different power management interface specifications have been developed in recent years, including for example, the Advanced Configuration and Power Interface Version 1.0 (herein incorporated by reference) co-developed by Intel, Microsoft and Toshiba, which specifies how software and hardware components like the operating system, motherboard and peripheral devices (such as hard disk drive) talk to each other about power usage.
- One embodiment of the inventive structure is directed as so called “front end server” applications. While the power consumption of conventional servers may vary depending upon the processor type and operating characteristics, number of processors, amount of memory (RAM), disc drive or other storage device type and number, and the like, most conventional servers such as those made by Cobalt, Compaq, Dell, and others consume some where in the range of between about 50 Watts to 150 Watts or more. Some servers have as many as four processors and will consume considerably power.
- Conventional servers typically have similar architecture to personal computers made for home and business use, albeit with greater I/O capabilities and horsepower for their intended tasks. Interestingly, most of these servers retain the video capabilities in spite of the fact that the servers will not be used by anyone for viewing the video. It is unfortunate that the video circuitry (either within the processor or as a separate chip) is consuming power yet produces no beneficial effect or result.
- The structures and methods of the invention provides a very low power design so that even when the inventive server is operating at its maximum performance level and consuming its maximum power, that maximum power consumption is still a fraction of the maximum (and steady-state) power consumption of conventional non-power managed processors and servers. This maximum power level is typically between about 10 to 15 Watts though it may fall within other ranges or be reduced further. This reduction is possible for several reasons, including the provision of a very low power consumption processor or CPU, turning off devices or components within the system that are not being used at the time. Another significant power savings is provided by power managing the CPU according to the network traffic or server load conditions. Therefore the power consumption is less than the maximum power consumption unless the load is at a peak and all of the devices and components are powered on to handle the load. With this throttling back as a function of load, the power consumption may be at any intermediate value between zero (when and if the unit is powered off completely) or at a very low power consumption level when placed in some power conserving mode (such as a sleep, suspend, or other specialized power conserving mode as described elsewhere herein). Thus, capabilities of the server are matched to the demands being placed on the server. This power control or management is referred to as power on demand (Power on Demand™) and permits power conservation without any loss of server capability. Power management may also be controlled dynamically.
- The over-provisioning of servers by ISPs and Data Centers is adapted at least in part because e-commerce can be highly seasonal and subject to considerable event driven demand surges. For example, the traffic or load requirements placed on servers during Christmas Holiday season may be many time or even one or more orders of magnitude as compared to other times of the year. News, stock market, and other organizations may have analogous traffic fluctuations during a single day. Unless such e-commerce entities are able to satisfy the inquiries of their customers with tolerable quality of service (QOS), such customers may never come back to the site. Therefore, day-to-day, week-to-week, and month-to-month traffic loading can vary over a wide range. For one typical ISP, the average load is about twenty-percent (20%) of the maximum load.
- In the inventive system and method, by varying the power consumption according to load, considerable additional savings are realized. For an exemplary system in which the base maximum power consumption is 10 watts rather than 50 watts, and the power consumed during the service cycle is on average 20% of the maximum, the net result is a realization of the product of these two savings for a savings of about 25 times. That is the power consumed over a day is {fraction (1/25)} of the power consumed for a conventional server operation.
- Typically, the amount of power savings and then relationship between traffic and power consumed will depend upon the nature of the server. For example, a web server may exhibit a different load versus power consumption characteristic curve than a streaming video server, which will be different that a content caching server. These relationships may be linear or non-linear. The nature of the content may also impact this relationship.
- The inventive scheme interactively reacts to the load and scales the number of components and/or devices as well as the operational parameters and operating characteristics of the devices and/or components to match the load or a predetermined quality of service, or some other identified performance target for the server system.
- The inventive ISS may incorporate multiple servers adapted to serve different type of content. Thus it may be expected that each different server will exhibit somewhat different power consumption and power consumption reduction characteristics. These characteristics need not be known a priori to realize their benefits.
- Attention is now directed toward a description of exemplary different operating modes. In one aspect the inventive structure and method provide for a transition in a single processor or CPU between a first mode (Mode 1) and a second mode (Mode 2) wherein the second mode consumes less power or energy than the first mode. Power or energy consumption in the processor or CPU (and optionally in other circuit components or peripherals connected to or associated with the processor or CPU) may be reduced in a variety or ways, including for example, lowering a processor or CPU core voltage, reducing a processor or CPU clock frequency, or lowering the core voltage and the clock frequency at the same time.
- In some systems and methods, the core voltage and clock frequency are changed continuously or in stages in some synchronized manner, as a higher core voltage may typically be required to support a faster processor or CPU clock frequency. It is noted that the first and second mode are each active operating modes in which the processor or CPU is executing instructions and carrying out normal processor functions. While the core voltage may be reduced, the processor clock is still cycling at some nominal rate. The lower limit for processor clock frequency reduction may generally be selected based on the types of processing that may be accomplished at that rate. For example, first mode operation would typically be provided at substantially 100% of the nominal rated clock frequency for the processor, while second mode operation provide a clock frequency less than 100%. Such reduced processor clock frequency may generally be in the range of between about 5% to 95% of the maximum, more usually between about 20% and about 80%, more usually between about 20% and 60%. In some systems, the processor clock may be reduced by factors of two using clock signal division circuitry. In other systems, the processor clock frequency may be reduced in fixed increments or according to a clock frequency rate reduction look up table or algorithm in a clock generator circuit. As the second mode may be considered to be any active operating mode less than the first mode, it will be understood that there may be multiple levels of this second mode. That is,
Mode 2 may be multi-level. - In addition to these first and second modes, the processor or CPU may be placed into an inactive third mode (Mode 3) characterized by consuming less power or energy (conserving more power or energy) than in the first mode or the second mode. This third mode is referred to as an inactive mode as the processor clock will be stopped or operate at such a low frequency that the processor effectively processes no instructions and performs substantially no useful work relative to the amount of work provided in the first or second modes. Usually, the processor clock will be stopped and where core voltage control is available, the processor core voltage will be reduced to a level just sufficient to maintain processor state. This third mode is distinguished from a fourth mode (Mode 4) where the processor is powered off and does not maintain processor state, revitalization of the processor from the fourth mode requiring a reboot or other initialization procedure. Such reboot or initialization procedures typically requiring a few to tens of seconds to accomplish and compared to fractions of a second to transition the processor from the third mode to the second mode or to the first mode.
- The present invention provides and supports several different structures, mechanisms, and procedures for controlling the operational modes of the server modules and hence the processor or processors that may form or contribute to the operation of a server. Organizationally, the control may reside in a separate Management Module, one or two of which Management Modules may be integrated into one of the inventive ISSU; or, may reside in one of the Server Modules which has been designated as a manager, supervisor, or master server module. Designation of a Server Module in this way involves providing the server module with the computer program software for receiving activity information from the server modules, for analyzing the activity information to determine from a power consumption perspective (or other predetermined perspective) which server modules should be operated in the several available modes (for example,
Mode 1,Mode 2,Mode 3, andMode 4 in some circumstances), and where the operation of more than one type of server is to be combined into a single server module (such as a multi-media server and a web page server) for gathering the content from the type types of servers onto the hard disk drive of a single server or group of servers. Note that when a particular server module is to serve as the master, that server may collect information on its own activity and be considered in the overall server and power management scheme. Of course, the server module acting as its own master will not typically place itself in eitherMode 3 orMode 4 as its continued operation is necessary to control other server modules. Where appropriate logic is provided to place the master in a power conserved state (such as Mode 3) and bring it out of that state, even the master may be placed into one of theMode 3 operating states. - At a top level, the server modules each detect and report their activity to the manager (either the management module or the designated master server module). In some embodiments, the server modules are permitted to locally control their own operating mode, for example whether their own CPU (or CPUs if a multiple CPU server) is or should be operating in a
Mode 1 orMode 2. They will then also report not only their activity level but also the operating mode under which the reported activity was measured or detected. - At another level, the manner in which activity is detected is an issue. At yet still another level, the power management control policy or procedure, that is the control plan that regulates which server modules should be place in which of the available modes to provide both the required (or desired) performance according to some measure and the required (or desired) power conservation. Those workers having ordinary skill in the art will appreciate, in light of the description provided here, that there are virtually limitless different policies for power management. Specific policies that optimize or near-optimize the combination of server performance and power conservation may be determined empirically during initial installation and operational phases as they will likely depend upon the content served, the variation of server loading as a function of time of day, advertising or promotions, average server loading, amount of over-provisioning, minimum quality of service requirements, power consumption of server modules versus content served, and other factors associated with server operation. The policies may also be modified according to the particular physical and/or electronic or logical structure of the servers. Even different CPU technologies may suggest different policies.
- It may also be observed that such policies may be biased in favor of any one or combination of server operational factors. For example, operation and therefore the policy for control may favor power conservation even though there may be some impact on performance. Alternatively, the policy may favor absolutely maintaining a quality of service even if power conservation is somewhat sacrificed.
- As general multi-power management policy it is observed based on analytical and empirical data, that there is a certain power consumption overhead associated with each server device and that it is therefore generally preferred to operate a minimum number of server modules at near their maximum output (Mode 1). When a single device approaches its capacity, other server devices are brought up from a
Mode 3 toMode 2 orMode 1 operation. Frequently, the two servers then on line would each operate inMode 2 until further performance is needed, at which time one would be brought toMode 1 operation. This is merely an example scenario and many other alternative control strategies may be applied. Clearly, there is a bodies of knowledge for both open-loop and feed-back based control that may be used by those skilled in the art to optimize or near-optimize some weighted combination of performance and power conservation. - A server system configuration tool may be provided that allows a human operator to monitor system operation and power consumption and interact with the system and policy definition within the system to tune system performance. In the event that local government or regulatory agencies restrict power consumption or mandate power reduction, the policy may be altered to implement these requirements. In each of these situation, the system permits real-time dynamic uploading of the policies without taking an servers offline. In one embodiment, systems having two management modules are used effectively by off loading one management module to the other management module, updating the policies in the off loaded management module, and then placing the updated management module. In another embodiment, alternative policy schemes are preloaded in the management module (or designated master) so that it may switch automatically or under operator control as required.
- In one embodiment of the invention, the computer system comprises a server for serving data or other content in response to a request. A hypothetical scenario in which a computer system, which may typically be but not necessarily be a portion of a larger network system having multiple server computers, transitions from a full power maximum performance operating mode to an off state in which the computer system neither performs operations no maintains state. The particular progression between states or modes may possibly but is unlikely to occur in a real computer system as it is more likely that certain modes will be skipped either to reduce power consumption when performance requirements are low or skipped when performance demand increases so as to elicit a higher performance operating mode than the next progression would provide. In general, the inventive system and method may provide for transitioning between an one state and any other different state. In some embodiments of the inventive system and method, not all of the modes described here will be present. Furthermore, other embodiments of the invention may provide for additional and different control. Furthermore, the description immediately below addresses control of the processor unit (e.g. processor or CPU) and logic circuits (frequently referred to as core logic or SouthBridge) associated with the processor unit. It should be understood that control of other components within the system, including for example hard disk drives, input/output ports, network interconnectcircuits or cards, BIOS, video circuits, clock generators, voltage regulators, micro-controllers, memory, as well as other individualized logic circuit components may be independently or dependently controlled or controlled as groups. (See for example, Table III and the accompanying description for the manner in which some elements are controlled.)
- It is initially assumed that the system is operating in
Mode 1 having the highest processor unit (e.g. CPU) performance level and greatest power consumption of the available operating modes. The system is configured with operating system software (e.g. Microsoft Windows, Linux, Unix, Sun, or the like) and/or applications program software that include instructions for monitoring the occurrence or non-occurrence of an event. - It is noted that the Linux Operating system, such as the RedHat Linux operating system, may be more power conserving than other currently available operating systems. One reason for its power conservative features are the fewer number of instructions that need to be executed to accomplish tasks. Therefore while embodiments of the invention support all of the available operating systems, and may be adopted to support future operating systems, one embodiment utilizes the Linux operating system to achieve a higher degree of power conservation.
- One such event that can be monitored and detected is the occurrence of execution of an idle thread. Another such event is the occurrence of some specified level of CPU processing capability availability that is derived from some enumeration or statistical evaluation of the idle thread or idle threads that are being or have been executed during some time period. Other events that may trigger a transition are described elsewhere in this specification. For purposes of continuing the description here, it is assumed that execution of idle threads is monitored and reported by a combination of an application program and the operating system, and that the number of idle threads being executed suggests that more performance is available than is needed and that power consumption may be reduced without sacrificing performance.
- Control signals are then generated (either locally by the CPU or core logic, or globally by a separate power manager) that transition the system from
Mode 1 to one of theMode 2 operating modes.Mode 2 is generally characterized by having a CPU clock frequency that is less than the maximum rated CPU clock frequency, a CPU core voltage less than or equal to the rated maximum CPU core voltage, and core logic that operates at or substantially at the rated core logic clock frequency and core logic operating voltage. (This condition is also referred to as theMode 2′ operating mode.) By maximum rated CPU clock frequency is alternatively meant: (i) the clock frequency the CPU manufacturer has identified with this CPU model, (ii) the actual maximum frequency at which the CPU may be clocked, (iii) the maximum clock frequency that the CPU is operated within the system independent of what the CPU is capable of being operated at, (iv) or some similar or analogous measure. For example, if the CPU is marketed or sold as a 800 MHz Intel Pentium III, then the maximum rated CPU clock frequency is 800 MHz. If the maximum clock frequency at which the 800 MHz Intel Pentium III is operated in the system is 850 MHz, then the maximum rated frequency is 850 MHz. - It is also understood that there are gradations of performance (and power consumption) within the rubric of
Mode 2 operation. AMode 2″ operating mode is characterized by operation at both less than the maximum rated clock frequency and at less than the maximum rated core voltage.Mode 2 may be a single operating mode, or include a plurality of operating modes, having thegeneral Mode 2 characteristic but providing for several different CPU clock frequencies and core voltage that at least support electrical device switching (transistor switching) or be selected to provide just adequate core voltage substantially matched to the clock frequency to provide reliable operation. For example, at theMode 2″″ operating mode, the CPU clock frequency and CPU core voltage are the minimum clock frequency and core voltage that are operable and supported by the CPU (where such minimum exists). Embodiments of the inventive system typically provide that core logic continue to operate at nominal rated levels where both the core logic clock frequency and core logic operating voltage are at or substantially at rated levels. In other embodiments, of the invention core logic circuit elements may also be power managed duringMode 2 operation by reducing clock frequency, operating voltage, or both. - The CPU clock frequency may be adjusted over a range of frequencies to match the amount of processing capacity to the tasks to be performed. Therefore, as the number of idle threads being executed in the CPU continue to increase indicating that productive tasks (such as retrieving data from a storage device, and sending such retrieved data to an I/O port or NIC for serving to a requestor) are being performed within specified limits or some quality of service parameters, the clock frequency may be continually reduced.
- At some time, however, the requirements placed on the system may become some low that at times there are no tasks to be performed. For example, on a computer network having a multiplicity of servers for serving stock market quotes and having sufficient capacity to handle worst case traffic in an active stock market, there is likely to be lots of over capacity of a national holiday where the stock markets are closed and there is little interest among investors. Under such conditions (actually likely under less strenuous conditions than these) the CPU within a computer system may complete all pending applications or user tasks and begin executing a system idle loop. Such an idle loop may initially or after some period of time cause execution of a CPU Halt instruction (or the equivalent) that causes the CPU clock to stop. This CPU halt instruction may be generated by the CPU itself or through some other internal or external agent or program. For example, a Microsoft Windows operating system or a Linux operating system are capable of generating an instruction to halt the CPU or processor. A halted or stopped CPU is one example of a
Mode 3 operating mode, and more particularly aMode 3′ operating mode that is nominally characterized by a stopped or substantially stopped CPU clock, and a CPU core voltage that is less than or equal to the nominal maximum CPU core voltage and more usually at the minimum CPU core voltage that is necessary to maintain CPU register state and/or other CPU state. A CPU suspend state is another example of a different type ofMode 3 operation.Mode 3″ may represent further power conservation by lowering the CPU core voltage to that just required to maintain state. This is treated as a separate sub mode because CPU core voltage need not be reduced as a result of the CPU halt command, and as stopping the CPU clock for a short period of time between execution of application tasks itself provides significant power savings without the design changes that may be required to also transition core voltage. Reduction of core voltage when the clock is stopped also generally has a smaller impact on power conservation than when the CPU is clocking. Some embodiments will also operate the CPU at the minimum clock frequency and minimum CPU core voltage as provided under aMode 2 operation, and when executing the CPU halt instruction turn off the clock from that minimum value and maintain the core voltage at the voltage that supports the minimum clock. In this manner, the CPU may halted and resumed from halt by restarting the clock and leaving the voltage alone. This scenario may be particularly effective when making rapid transitions betweenMode 2 andMode 3. - When it is determined that the CPU and computer system in which the processor is installed are not needed for some longer period of time, it is possible to provide additional power savings by reducing the power consumed by the core logic circuits or chips associated with the CPU. Where this additional level of power reduction is desired, the core logic clock frequency may be reduced to something less than the nominal or maximum frequency and in addition but optionally, the core logic voltage may be reduced so as to support that frequency. CPU and core logic state are maintained in each of the
Mode 3 operating modes. - When the computer system is not needed for some longer period of time, the processor or CPU and at least a substantial portion of the core logic may be turned off. This is represented by
Mode 4 operation which in one embodiment is characterized by having the CPU core voltage at zero, the CPU clock frequency at zero, most of the core logic circuits receiving no operating clocks or operating voltage. In some embodiments, the real-time clock may continue to operate and/or one or more circuits may remain active so that they may receive an external signal (such as a Wake-on-LAN) derived signal and be turned back on to resume operation in one ofModes - Note that in some embodiments, wherein if a portion or the entire system is operating in a reduced power consumption mode, such as one of the
mode 3 operating modes, the manager or supervisor (such as a management module determines that server modules are dropping packets and that few or no idle threads are executing (indicating that the system has insufficient performance capability) then the supervisor or manager can send a packet to the fast Ethernet controller (or other circuit) associated with the server module to wake it up. This packet may be any packet identified to the ethernet controller (or other controller) to wake up the server. In one embodiment, the line or bus is monitored for special “ON” packet. In another embodiment, any packet received will turn it on. This wake up feature is advantageous as when the processor or CPU is not being clocked (such as in aMode 3 operating mode) additional means are needed to wake it up to place it in a active mode that can process instructions and perform useful tasks, and in a server environment, the server according to embodiments of the invention will be connected to the ethernet and active. Other types of wake up or attention signals may alternatively be used. - When performance requirements increase, the computer system may generally transition from lower performance (and lower power consumption) modes to higher performance (and typically higher power consuming modes) according to rules, policies, algorithms, and/or control mechanisms provided in the system. Transitions may also occur dynamically. The events which trigger change or transition from one operating mode to another operating mode may typically be set and changed under programmatic software or firmware control. Various exemplary situations or events that trigger transitions are described elsewhere in this specification.
- While a number of modes (
Mode 1,Mode 2,Mode 3, and Mode 4) have been described in this example, it is noted that the inventive system, method, and computer programs do not require each of these modes or each of the submodes (e.g. Mode 3″) within a mode. Furthermore, depending upon the configuration of the system, the set of rules or policies in place during operation, and/or the dynamics of operation at the time an operating mode decision is to be made, for any single computer system, or group of computer systems, and their included processor, processing unit, or CPU, operation may transition between any two of the modes described. The examples provided here and the modes or states identified in the state diagrams are therefore illustrative rather than limiting. - By way of highlighting selected ones of the computer system (for example, server module computer system) operating modes, embodiments of several of these modes and submodes are now briefly described.
- One embodiment of a first mode (Mode 1) comprises a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- One embodiment of a second mode (Mode 2) comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage.
- One embodiment of a second submode (
Mode 2′) further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. - Another embodiment of the second submode (
Mode 2″) further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. - Another embodiment of a second submode (
Mode 2′″) further comprises a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage just sufficient to maintain switching circuits in the processor unit at the processing unit clock frequency, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. - One embodiment of a third mode (Mode 3) comprises a mode in which the processing unit is operated at a slow but non-zero frequency processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage;
- One embodiment of a third submode (
Mode 3′) further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage; - Another embodiment of a third submode (
Mode 3″) further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. - Another embodiment of the third submode (
Mode 3′″) further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than or equal to a maximum rated logic circuit operating voltage. - Another embodiment of a third submode (
Mode 3″″) further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than a maximum rated logic circuit operating voltage. - Another embodiment of a third submode (
Mode 3′″″) further comprises a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a substantially zero logic circuit clock frequency and at a logic circuit operating voltage that is just sufficient to maintain logic circuit operating state. - One embodiment of a fourth mode (Mode 4) comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage.
- An embodiment of a fourth submode (
Mode 4′) further comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a real-time clock and circuit for waking the logic circuit and the processing unit are maintained in operation. - Another embodiment of a fourth submode (
Mode 4″) further comprises a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a circuit for waking the logic circuit and the processing unit are maintained in operation. - Some of the characteristics of these modes and submodes are listed in Table II. FIG. 4 provides an exemplary state engine state diagram graphically illustrating the relationships amongst the modes and identifying some of the transitions between states or modes for operation of an embodiment of the inventive system and method. Note that although the state engine may provide a path for directly or indirectly transitioning between any two modes or submodes, in the interest of keeping the state diagram intelligible, the state diagram of FIG. 4 does not show all of the possible state or mode transitions possible.
- Having described several power or energy consuming states or modes (or their opposite, power or energy conserving states or modes) as well as a situation in which a hypothetical computer system may transition between these modes, it will be appreciated that some procedure, mechanism, or policy is provided for the processor to self- or locally-control its own operating mode and hence its power consumption.
- It is further noted that these operation modes may be utilized in different combinations and that any single system need not implement all of the operational modes. Therefore it will be appreciated that in the appurtenant claims, references to various modes, such as first mode, second mode, third mode, fourth mode, or the like, may refer to operating modes or states in a general manner as otherwise defined in the claims rather than to operating modes described in such terms in the specification. For example, in the claims where two operating modes are recited, such as first and second modes, such two modes may be any of the modes or states described, references, or suggested herein.
- Heretofore, control of the operating mode of a plurality of processors or CPUs by a single supervisor or manager has not been known, particularly when the supervisor or manager is itself or includes a processor or CPU, and more particularly, it has not been known to provide this type of multi-processor power management in a multi-server system. This level of control is referred to herein as global control over a plurality of processors to distinguish from the afore described single processor or CPU power management.
- It is noted that the inventive system and method also extend beyond any single-board computer systems having multiple processors configured therein. No such multi-CPU computers are known that provide power conservation features of the type described herein, and it is noted that in exemplary embodiments of the inventive system and method that each of the plurality of processors are located within separate PC-board mounted module. Embodiments of the inventive system and method are provided for which both local-control and global-control are provided. Such global control over a plurality of computers or appliances (each itself having either a single or multiple CPUs or processors) is not therefore limited to computers operating a servers.
- Embodiments of the invention provide for detecting activity (or inactivity) in numerous ways, including but not limited to at least three different ways described herein. Detection may occur at the local level so that local control can be effected as well as optional detection at a global level. It is noted that in at least some embodiments, local detection of activity within each processor or CPU provides sufficient information to globally control the power consumption of a system having a plurality of processors or CPUs.
- In one embodiment, an OSI model having a physical layer is used for activity or inactivity detection. In a second embodiment, a TCP/IP layer is used for this detection, and in a third embodiment the activity or inactivity detection occurs at the application layer. In a fourth embodiment, two or more of these activity detection and control techniques are combined.
TABLE II Selected Example CPU and Core Logic Clock and Voltage Ranges for Various Exemplary Computer System Operating Modes. CPU Mode Clock CPU Core voltage Core Logic Clock Core Logic Voltage 1 ˜max ˜max ˜max ˜max 2 <max ≦max ˜max ˜max 2′ <max <max ˜max ˜max 2″ <max <max ˜max ˜max 2″′ <max <max and sufficient to ˜max ˜max and maintain switching rate >0 (and CPU state) 2″″ ˜min ˜min and sufficient to ˜max ˜max and >0 support switching rate (and CPU state) 3 <max ≦max and ˜min sufficient ˜max but >0 ≦max but >0 and ≧0 to maintain CPU state (typically = 0) 3′ ˜0 ≦max and ˜min sufficient ˜max ˜max to maintain CPU state 3″ ˜0 <max and ˜min sufficient ˜max ˜max to maintain CPU state 3″′ ˜0 <max and ˜min sufficient <max ˜max, or sufficient to to maintain CPU state support core logic clock freq. 3″″ ˜0 <max and ˜min sufficient ˜0, except that generally ˜max to maintain CPU state RTC remains active 3″″′ ˜0 <max and ˜min sufficient ˜0, except that generally <max and ˜min sufficient to maintain CPU state RTC remains active to maintain logic state 4 =0 =0 most core logic circuits most core logic circuits receive no operating clock receive no operating voltage 4′ =0 =0 core logic circuits receive core logic circuits receive no clock except for RTC no voltage except for RTC and wake-up circuit and wake-up circuit 4″ =0 =0 core logic circuits receive core logic circuits receive no clock except for RTC no voltage except for RTC and wake-up circuit and wake-up circuit - One technique for detecting activity or inactivity in the physical layer uses idle thread detection. In certain operating systems prevalent in the late 1990's through 2001 provide a procedural “hook” through an operating system functional call or other programing construct that allows query of the operating system and generation of a response or report back to the requestor indicating how much idleness is present in the system, or more particularly how much idleness is present in the processor or CPU on which the operating system is executing. This operating system query may for example be made using an API function call that returns a value. Some exemplary alternative techniques and procedures for determining idleness in a system utilizes somewhat heuristic idleness detection algorithms, such an approach is described in U.S. Pat. Nos. 5,396,635, 5,892,959 and 6,079,025 by the inventor of the present application as well as in the other applications related thereto.
- With reference to FIGS.5-12, several exemplary mode or state diagrams are illustrated. In these diagrams, a mode or state is represented by a circular node and a transition between two modes is represented by a directional line or arrow, the arrowhead indicating the direction of the mode transition. It is assumed for purpose of this discussion that the system may be in any one of three modes (
Mode 1,Mode 2, or Mode 3) and a powered-off mode (Mode 4) (not shown). - Some systems, such as certain Transmeta Crusoe™ CPUs operate so as to provide a maximum CPU core voltage and maximum CPU clock frequency in a
Mode 1 type operation and a plurality of levels (15 levels) in aMode 2 type operation, theTransmeta Mode 2 operation consuming less power in fifteen of its operating levels than in the sixteenth operating level. Each of these fifteen lower power consuming levels at which the CPU core voltage and CPU clock frequency are less than their nominal rated maximum are considered to beMode 2 operating states as the processor operates in at most one of the states at any given time and each separately qualifies as aMode 2 operation relative to themaximum performance Mode 1 state and CPU suspendMode 3 state. A mode state diagram for the Transmeta Crusoe LongRun™ CPU operation is illustrated in FIG. 7. - It is also noted that the Intel SpeedStep™ technology involves the same or similar three modes of operation. The Intel SpeedStep provides for a fully on mode running at maximum clock frequency and maximum CPU core voltage, it also has a reduced state in which frequency and voltage are reduced relative to maximum, and a suspend state. During normal operation such as for an AC-line powered notebook computer, the CPU clock frequency and CPU core voltage are at their rated maximum values. However, in at least one notebook computer made by IBM (IBM ThinkPad T21) a user may enable an optional power saving policy for battery powered operation and for AC-line powered operation in which the CPU clock frequency and the CPU core voltage are reduced to save power and lengthen battery life. These power saving policies also control hard disk drive, display brightness, and the operating condition of other internal circuits and peripherals.
- Each of FIGS.5-12 shows a first mode (Mode 1), a second mode (Mode 2), and a third mode (Mode 3). A fourth mode (Mode 4) represents a processor or CPU that is powered down or in an Off state and is not shown. Various mode transitions are supported by the inventive system and method. Conventionally, the transitions between and among the three modes were controlled locally (though such terminology was not used for such conventional systems because there was no global control to contrast with) because all or substantially all control was provided either within the CPU or by chips, logic, or other circuits associated with the single computer or PC-board on or in which the CPU was located. In aspects of the present invention, global control is exercised over the operating modes of a plurality of the processors or CPUs, and some degree of local control is or may optionally be provided. The manner in which the transitions are controlled locally and globally are described in greater detail elsewhere in this specification.
- Recall that in single processor or single CPU systems,
Mode 1 andMode 2 represent active work producing operating states, a non-zero frequency processor clock signal causing the switching of transistor or other circuits that permit instruction execution. Therefore, in single processor systems, particularly in notebook computer systems operating from finite energy sources (e.g. battery), the systems occupy most of the time they are “on” in aMode 1 condition (or Mode 1-like condition) or in a Mode 2 (or Mode 2-like condition). Operation in aMode 3 condition does not provide any productive work so that if the user were to perform any reasonable amount of work using the device containing the power managed processor or CPU, there is little power savings that would be achieved during useful work. - In FIGS.5-12 the following notation is adopted. Each transition indicating arrow is labeled with either an “L” to indicate local control, a “G” to indicate global control, or an “LG” meaning that the transition may be controlled by either or both local control or global control. In addition, transitions from
Mode 1 toMode 2 are labeled “A” and transitions fromMode 2 tomode 1 are labeled “A”. In analogous manner, other transitions are labeled as B, B′, C, and C′. This notation will be useful in describing the differences between conventional systems and method and the present invention. - With respect to FIG. 5, there are shown locally controlled transitions between
Mode 1 and Mode 2 (A and A′) and betweenMode 2 and Mode 3 (B and B′). For recent power management schemes, the A and A′ transitions would normally be expected to occur with reasonable frequency during use of the notebook computer, and the B and B′ transitions with lower frequency, under the assumption that the user will typically either be using the computer (A and A′ transitions) or power it off (Mode 4), so that B and B′ transitions will be less frequent. It may also be expected that the B′ transition may be less frequent than the B transition, as computer makers may typically transition directly toMode 1 from a Mode 3 (C′ transition) when there is suddenly a need to wake up the CPU from a suspend type state. It is noted that for embodiments of the present invention, the B and B′ transitions may be frequent to very frequent, particularly when the 3rd mode is theMode 3′ state in which only the CPU clock is halted and all or most other system clocks remain operational. TheMode 3′ to Mode 2 (or Mode 1) and the Mode 2 (or Mode 1) toMode 3′ transition can occur very rapidly and because of the high CPU clock frequency and the number of switching circuits present in modern CPUs can yield considerable power or energy savings. Embodiments of the invention may also provide that a system operating inMode 3′ (CPU clock stopped or slowed significantly) may also further transition to aMode 3″ (CPU and other clocks stopped or slowed significantly) under specified conditions. -
- FIG. 7, illustrates a similar operational scenario wherein the processor or CPU may transition to any one or sequentially through a plurality of
Mode 2 states. This operational scenario is similar or the same as the scenario under which the Transmeta Crusoe processor may operate. - The inventive architecture, system, device, and method may be operated in a fundamentally different manner, using either only global control or using a combination of local and global control, to alter the operating mode of a plurality of processors or CPUs. Variations on this power management scheme are now described relative to FIGS.8-12.
- In FIG. 8, the
Mode 1 to Mode 2 AA′ transitions are locally controlled. For example, in the Intel SpeedStep™ CPUs the AA′ transitions are controlled using control mechanisms provided by Intel on their CPU chips that permit a system designer to issue a command to the CPU to transition it fromMode 1 toMode 2 under an identified condition and fromMode 2 toMode 1 under a second identified condition. Similarly, the Transmeta Crusoe CPUs implementing their LongRun technology would transition fromMode 1 to a selected one of a plurality ofMode 2 states, and from thatMode 2 state (or adifferent Mode 2 state) toMode 1, under identified conditions. These conditions are known in the art, available from Intel or Transmeta, or from Intel, AMD, or Transmeta computer manufacturer OEMs, and not described here in greater detail - While the conventional systems and methods may permit the BB′ transitions and/or the CC′ transitions under local or self-control within a processor or CPU (or within circuitry associated with a CPU on a common mother board or other platform or enclosure), embodiments of the inventive system and method preclude such local or self-control. Rather, a manager or supervisor (see description of manager or supervisor capabilities and implementations elsewhere in this specification) only may globally manage the BB′ transitions and/or the CC′ transitions under a global control scheme. Global control in this manner is illustrated for example, in the state diagram of FIG. 9.
- In yet another embodiment of the invention, depicted in the FIG. 9 state diagram,
Mode 2 operation is not supported and there are no AA′ transitions or BB′ transitions. It is observed that operating only inMode 1 orMode 3 would not represent a generally useful power management scheme for a single processor or CPU system becauseMode 1 operation is a full power active mode andMode 3 is power conserving but inactive mode. Therefore, there is little power savings that would result where CPU or processor loading is sufficient to keep the processor or CPU out ofMode 3. Significantly, systems or power management policies providing only CC′ transitions for single CPU systems (or for any processor or CPU systems) do not seem to exist in the computer industry. - On the other hand, this operating scheme is viable and presents significant power conservation features for multi-processor or multi-CPU architectures, particularly in the server environment where some or significant over-provisioning of server capacity is the norm and where the server suite may typically operate at from twenty to fifty percent of maximum capacity. As described in greater detail elsewhere in this specification, in the inventive Integrated Server System Unit (ISSU) a plurality of server modules, each having a processor, are integrated into a single enclosure and coupled for communication by various in-band and out-of-band bus and interconnection links. A manager or supervisor is provided (for example, in the form of a Management Module or designated Server Module operating as the manager or supervisor) that collects and/or analyzes CPU “activity” (where activity is defined broadly as described elsewhere in this specification) and generates control signals that maintain or alter the operating mode of individual Server Modules or identified groups of such Server Modules. While the primary control is over the processor or CPU within these Server Modules, it is noted that other circuits or components, such as for example, display, hard disk drive, and other circuits and/or peripherals may be similarly controlled by the same or different control signals.
- Servers, server systems, or so called server farms generally designed and implemented with significant capacity over-provisioning. Reasons and rationale for such over provisioning is known in the art and therefore described only briefly here. Providing a positive first visit Internet web experience and maintaining a quality of service (QoS) is important for developing and maintaining clients, customers, or other visitors to a web site. Content must be served within a reasonable period of time, on a first visit and on subsequent visit, or visitors will not return. While the quality of service may be permitted to vary somewhat by time of day and/or season, the reasonableness standard still applies, and normally it is best to maintain a very high quality of service all the time. Paramount in this goal would be to serve content such as web pages, streaming video, or cached content, without delay. Even during time periods (time of day, season, event driven) where web traffic and the amount of content that need be served by a server is likely to increase, sufficient server capacity must be in place. Over provisioning by at least 30% or so is typical, and frequently 100%-500% or more over-provision or over-capacity may be provided.
- This moderate to significant over-provisioning is accepted by the server community as a necessary cost item, both in terms of the cost to purchase and maintain the equipment, the cost to power the equipment, the cost to cool or remove the heat generated by the equipment, and the negative impact on equipment longevity as a result of continuous operation.
- Conventional server systems have not been power managed as there has been a philosophy that if the equipment is there it should be operated at maximum speed so as to serve content or respond to other requests as rapidly as possible. Conventional server units within a rack of server units have been to the inventor's best knowledge maintained in an always on always ready to serve mode. More recently, there has began to be some appreciation that power saving features provided in commercial personal computers might result in some power conservation benefits. At most these recent ideas have concentrated on the
Mode 1 to/from Mode 2 (AA′ transitions) based on the Intel SpeedStep™M, Transmeta Crusoe LongRun™, or other similar technologies. This local self-control by each processor provides some energy conservation but does not provide the conservation of the inventive system and method. - One of the Transmeta Crusoe Model chips operates at 533 MHz and 1.6 volts when in
Mode 1 and at 300 MHz and 1.2 volts when at its slowest CPU clock frequency and lowest CPU core voltage inMode 2. (Note that these operating parameters are nominal and subject to change by their manufacturer from time to time as products change, even within a particular product model or family.) Recall that to a general approximation P∝K1Cfv2+K2, where P=power consumption, f is clock frequency, v=CPU core voltage, C=capacitance, K, is some multiplicative proportionality constant, and K2 is some additive constant that represents the small power consumed by a circuit when operating voltage (e.g. Vcc) is applied but the CPU or processor clock is turned off (e.g. 0 MHz clock, or very slow clock). While these values may change for different CPU designs and chip sets it will be clear that the savings in transitioning from a 1.6 volt/533 MHz operation to a 1.2 volt/300 MHz operation is modest as compared to transitioning from a 1.6 volt/533 MHz operation to a 1.2 volt/0 MHz operation. Operation with a CPU core voltage that is equal to that of the CPU clock slowedMode 2 or an even a lower CPU core voltage than that needed to maintain a 300 MHz clock switching may be used duringMode 3 operation when only CPU register and memory contents or status need be maintained. - It will therefore readily be appreciated in light of this description that operating a multi-server system where at least global control of the operating modes of a plurality of CPUs (and optionally other circuit elements of the servers) will yield significant power conservation benefits. Furthermore, in some operational
situations combining Mode 1 to/from Mode 2 (AA′ transitions) either locally controlled or globally controlled may add even further power conservation features. - FIG. 8 illustrates the state transition for an inventive embodiment in which AA′ transitions are controlled locally, and BB′ and CC′ transitions are under the control of a global manager. FIG. 9 illustrates the state transition for an alternative inventive embodiment in which the processor or CPU only operates in either
Mode 1 orMode 3 and not inMode 2 so that AA′ and BB′ transitions are prevented from occurring (such as by, disabling a feature provided with a chip, de-configuring power conservation features, or providing the manager with the ability to otherwise prevent such transitions), and CC′ transitions are under the control of the global manager. - FIG. 10 illustrates the state transition for yet another alternative inventive embodiment in which the processor or CPU only operates in any of
Mode 1,Mode 2, orMode 3 and while the AA′ transitions occur under local control, the BB′ transitions are prevented from occurring, and CC′ transitions are under the control of the global manager. In this embodiment, therefore, the transition toMode 3 therefore only occurs directly fromMode 1 and never fromMode 2. In yet a further embodiment, illustrated in FIG. 11, the AA′ transitions occur under local control and the BB′ transitions occur under global control, and where CC′ transitions do not occur. FIG. 12 illustrates the mode transitions in a further embodiment, where each of the AA′, BB′, and CC′ transitions may occur according to predetermined power management policies and where each separate possible transition may be under either local and/or global control according to the predetermined policy or power management procedure or algorithm. The policy, procedure, or algorithm may also disable certain states of transitions statically or dynamically, and may cause certain of the server modules or other CPU or processor based devices into a powered off (Mode 4) and back to any of the powered on modes. - FIG. 13 illustrates that for a system having a plurality of processor or CPU based devices, the CPU or processor within any particular device (such as server modules) may be in different states at different times under the direction of an device-local control, a system supervisory global control, or a combination of the two. The shaded mode circles indicate the current mode and the mode transitions, though not shown, may be any of those already described relative to the other inventive embodiments.
- In light of the above description, it will be appreciated that the inventive system and method extends earlier power management structures, architectures, and methods by the same inventor Henry T. Fung (such as are described in U.S. Pat. Nos. 6,115,823; 6,079,025; 5,987,614; 5,961,617; 5,892,959; 5,799,198; 5,758,175; 5,710,929; and 5,396,635, herein incorporated by reference) to multi-server or multi-node architectures.
- These existing power management patents include innovative systems, architectures, and methods for saving or conserving energy or power within a single system by using one or more of several power management schemes, including, but not limited to the following schemes: (1) Detection of the idle activities by monitoring I/O activities or execution of a predefined code thread. (2) Reduction of power consumption by lowering (or stopping) various clock frequencies or removal of power (operating voltage) to different components within the system. (3) While in a power saving mode, continuing to monitor the occurrence or non-occurrence of a second predefined event or activity and entering a deeper power saving mode in response to the second predefined event or activity detection. Note that although certain events, activities, and/or indicators are referred to predetermined, such events, activities, or indicators may be dynamically determined during operation as well as determined in advance.
- The present Multi-Server Power Management scheme extends these earlier techniques, augments them, and introduces entirely new features and capabilities. Five particular innovations are set forth below, however, it will be apparent that the invention described herein is not limited only to this set of features and capabilities.
- First, power management of the network devices including the server modules can occur at different OSI levels and be extended beyond the physical layer. In particular, the detection of server activity whether measured by idle activities or other means may occur at the physical layer but is advantageously extended beyond the physical layer to the network layer (for example, to the TCP/IP layer) and to the application layer. For example, at the physical layer, the number of CPU idle threads within a fixed time period may be detected or measured, or, some type of statistical evaluation of CPU idleness may be determined. As one numerical example, if the CPU is idle 80% of the time while in a particular operating mode such as
Mode 1, it is clear that this much processing performance is not required and the CPU performance may therefore be adjusted downward to save power. If we assume in a simple case that aMode 2 operation reduces the CPU clock speed by a factor of ¼ over theMode 1 clock speed, then the CPU will only be able to process ¼ of the instructions in the same period of time, however, this is sufficient given the 20% loading (80% idleness) the CPU is experiencing. Therefore, based on this idleness detection, significant power savings are realized. Alternatively or in addition, if for example, under the same scenario there is a group of ten network server devices that are being managed as a single logical group or image, eight of them may be put into an inactive but powered onMode 3, and the other two network server devices placed in aMode 1 operating state running at a 100% performance level. - Power management may also or alternatively occur based on detection at the TCP/IP layer (or equivalent layer where a protocol other than TCP/IP is implemented). Under this detection and control model, CPU performance is monitored relative to the handling of TCP/IP packets. CPU performance level is lowered, such as by reducing CPU clock frequency (desirably accompanied by a reduction of CPU core voltage) until packets start dropping, and then increasing performance so that packets are not dropped and to provide an operating margin. The initial reduction and subsequent increase in CPU or server performance may be accomplished by altering the operating mode of individual servers or by adjusting the aggregate characteristics of a group of servers to provide the aggregate performance required. It is noted that where communications channel bandwidth limits the performance of a server, there may be advantage to reducing the performance level of the server to just satisfy the bandwidth limitation and thereby conserve power in the server.
- At the application layer, the activity monitoring or detection may for example involve measuring the number of times a specific port address is or has been requested within a fixed time period. This determination or measurement may be accomplished, for example, by using a SNMP agent. In response to this measurement, an appropriate number of servers each operating at an appropriate performance level (
Mode 1 or Mode 2) are provided to meet the performance requirement for each application. The rest of the servers are placed in a highly power saving state (Mode 3 such asMode 3′ [e.g. CPU clock halted] orMode 3″ [e.g. CPU and other logic clock stopped], or Mode 4). The policies for selecting the number of active servers and their operating mode are described elsewhere in this specification. Recall that different application types may use different rules or policies to determine the server CPU performance and power conservation requirements. - Second, power management is extended beyond a single processor of CPU and in particular is extended beyond a single server (independent of the number of processors it may contain) to multiple servers across an entire network. It will be appreciated that this multi-server power management capability may be provided either with discrete servers or with the particular embodiment of the Integrated Server System Unit (ISSU) or Integrated System Server architecture generally.
- Third, activity information created by any one server (or server module in the ISS scheme) is accessible to a designated supervisor via standard networking protocol. This supervisor is frequently referred to as the master, the capabilities of the master residing for example in an ISS Management Module or an ISS Server Module, though the particular location or processor responsible for accessing and utilizing the activity information for the servers is not critical to the power management. In preferred embodiments of the invention, the supervisor or master capabilities reside in one or more management modules, and in an alternative embodiment, the supervisor or master capabilities reside in a designated or selected one of the server modules.
- Fourth, servers can be reconfigured to run a specific application (e.g. web, streaming media and email) based on a certain load distribution requirement or requirements existent at the time upon receiving commands from a designated supervisor or master. Advantageously, this feature will provide or support operation at three or more power consumption levels, including a first full power mode (full CPU core voltage and normal maximum CPU clock frequency), a second mode consuming less power than the first mode in which either the CPU core voltage or the CPU clock frequency or both are reduced from the first mode, and a third mode in which the CPU is substantially inactive and consumes less power or energy than the second mode. In one embodiment, this third mode provides a CPU core voltage to maintain state and either stops the clock or maintains the clock at a very low frequency (for example, 1 Hz to a few hundred Hz) so that the CPU is effectively inactive.
- Fifth, allowing any number (including none, one, many, or all) of servers across the entire network to go in and out of a 3rd power consumption mode directly from a first mode (Mode 1) without going through another intermediate power saving mode upon receiving commands from a designated master. This third power consumption mode (Mode 3) may for example include a mode where the processor or CPU is powered at some level but substantially inactive from the standpoint of executing commands or serving content, and memory associated with the CPU is refreshed. This third mode may be further broken down into a mode in which only the CPU clock is stopped (
Mode 3′) such as may occur when a Halt instruction is executed, and into a deeper power savings mode in which the CPU clock is stopped and other clocks are also stopped (Mode 3″). It is noted that in a typical implementation, the real-time clock (RTC) will generally run al the time so that certain system timing events and alarms can be maintained. The third power saving mode may also or alternatively be a powered down mode (Mode 4), however, such operation is somewhat undesirable unless it is anticipated that the powered down (Mode 4) server module will not be needed for some appreciable period of time as a delay is associated with bringing the CPU and the server module within which the CPU is located back on line. TheMode 4 operation may therefore only be used when theMode 4 operation is expected to continue for several seconds, minutes, hours, or longer periods of time. It will be appreciated that in the third power saving mode, the CPU clock (and or other clocks in the system) may be either off entirely or running at a very low rate (such as for example 1 Hz, 10 Hz, 100 Hz, 1 KHz, or some other value that is small in comparison to the nominal frequency (for example, typically in the 100 MHz to 2 GHz range) of the processors used for such servers. It will be appreciated in light of the description provided here, that the invention provides for direct transition between a full or substantially full power mode and an inactive or substantially inactive mode. Although, this power mode transition would be much less useful for battery-powered portable applications for notebook computers or PDAs because of the desirability of maintaining some activity such as when typing into a word processor, this transition scheme extremely useful in a multi-server environment, where each of a plurality of servers can serve the same content and it is desired to reduce the number of active servers while maintaining sufficient ability to satisfy quality of service requirements or otherwise maintain operation with a subset of the total set of servers. - These five innovations (as well as others) may of course be combined in various ways to provide even greater synergism. For example, the first described innovation extending the detection of idle activities beyond the physical layer to the network layer and/or to the application layer, may readily be combined with the fourth described innovation wherein the servers can be reconfigured to run a specific application based on a certain load distribution requirement or requirements existent at the time upon receiving commands from a designated supervisor or master.
- This combination may also be extended according to the second described innovation to include multiple servers across an entire network, independent of whether the servers are discrete or integrated ISSU-based server modules. This latter combination may be further enhanced by also implementing the third described innovation to provide that activity information created by any one server (or server module in the ISS scheme) is accessible to a designated supervisor or master via standard networking protocol.
- In yet another embodiment, the fifth described innovation that provides for any number of servers is a system having a plurality of servers to transition directly from a full performance 1st mode to an inactive 3rd mode. This scheme generally representing a non-useful power management scheme when applied to any single computer or server, but providing considerable benefit when the plurality of servers are managed in combination to provide a desired level of performance and power consumption savings.
- Table III describes the behaviors of selected component inside an exemplary computer system, such as a computer system configured as a server module, at the different power management modes (
Modes - In this embodiment's first mode (Mode 1) the processor or CPU functionally able to execute instructions for operating system and application programs; CPU activities are monitored, and the internal CPU clock frequency and CPU core voltage may be lowered if activity level of the CPU falls below some threshold (predefined or dynamically determined threshold). The voltage regulator is set to deliver the maximum (or specified nominal) CPU core voltage, the clock generator, RAM, hard disk drive, core logic, NIC, BIOS, and Real-Time Clock (RTC) are ON. The video may independently be controlled to be on or off and may even be absent from the system as video signals frequently are not needed for server systems, except in some cases of set-up or service. A microcontroller (μC) is operative and remains in continuous communications with the Management Module (or with an different Server Module designated or selected to operate as a manager or supervisor.
TABLE III Exemplary behaviors of selected components inside a computer system (e.g. server module) at the different power management modes according to one particular embodiment of the invention. Other embodiments support alternative or additional modes and transitions between modes as described for example in Table II. 1st Mode 2nd Mode 3rd Mode CPU 1) Execute applications 1) Execute applications 1) CPU is in very low 2) Monitor CPU activities 2) Monitor CPU activities power state 3) Lower internal CPU 3) Go to the 1st mode if 2) Return to 2nd mode or clock frequency and activity level rises above a 3) Return to 1st mode voltage if activity level pre-defined threshold falls below a pre-defined 4) Go to the 3rd mode after threshold (go to 2nd receiving commands from mode) an external master via standard network protocol (In Band communication) Voltage CPU core voltage is set CPU core voltage is set to CPU core voltage is set to Regulator to maximum less than maximum be equal to or less than core voltage in 2nd mode setting. Clock ON ON Stop most (or all) clocks. Generator For example, may stop only CPU clock, or may stop CPU and other clocks. (Usually RTC is not stopped.) RAM ON ON Suspended (refresh only) Hard Disk ON ON Suspended after receiving commands from the CPU Core Logic ON ON Suspended after receiving commands from the CPU or signal from uC NIC ON ON Suspended after receiving commands from the CPU or turning off NIC Clk. Send resume signal to core logic after a predefined packet is received (e.g. Wake-On- LAN) Video ON/OFF ON/OFF Suspended after receiving commands from the CPU or turning off Video Clk BIOS ON ON Suspended RTC ON ON Send resume signal to the core logic after alarm expire micro- Continuous Activate the suspend Send resume signal to controller communications with the signal of the core logic core logic after receiving (UC) management module. PMU (Out of Band) after commands from the receiving commands from management module the management module and causes the entire system to enter the 3rd mode - In
Mode 2, the CPU still executes operating system and application program instructions, CPU activity is still monitored, and if the activity level rises above some predetermined or dynamically determined threshold (or according to some other rule or policy) the CPU entersMode 1 operation, but the CPU entersMode 3 in response to receipt ofMode 3 entry commands received from a manager of supervisor. TheseMode 3 entry commands may generally be received from an external master via standard in-band network protocols. Recall that inMode 2 the voltage regulator that supplies CPU core voltage is set to less than maximum core voltage. As inMode 1, the clock generator is on but will (in preferred embodiments) deliver a lower frequency clock signal, and RAM, hard disk drive, core logic, NIC, BIOS, and Real-Time Clock (RTC) are ON. The Video may independently be controlled as inMode 1. A microcontroller (μLC) is operative inMode 2 to activate a suspend signal of the core logic power management unit or PMU (Out of Band) after receiving commands from the management module (or server module acting as a designated master or manager) and causes the particular server and/or multiple servers within the system to enter the 3rd mode. - In
Mode 3, the CPU is placed in a very low power consumption state and can return toMode 1 or toMode 2 upon the occurrence of some predetermined condition such as are described elsewhere in this specification. The voltage regulator that provides CPU core voltage is set to a voltage equal to or less than the core voltage inMode 2 to thereby save power over that consumed in either ofModes Mode 3 may be operated as a very slow rate, for example a few Hz to a few hundred Hz, or some other low clock frequency relative to the normal clock rate of the CPU.) RAM is suspended (that is the memory contents are refreshed only), the Hard Disk drive or drives are suspended after receiving commands from the CPU (or other commands to spin down and go into a suspend state). The core logic is also placed into a low power consuming suspend state after receiving a command from the CPU or signal from the micro-controller.Mode 3 operation also provides for suspension of the network interconnect card or circuit (NIC) after receiving commands from the CPU or turning off the NIC clock. (Note that a resume signal may be generated and sent to the core logic if a predefined packet is received, such as for example, a Wake-On-LAN signal.) The BIOS is suspended, and the RTC may send a resume signal to the core logic after a RTC alarm expires. The microcontroller continues to monitor communications with the management module or other designated master so that it may send a resume signal to the core logic after receiving commands directing this type of action from the management module or other designated management master. If the Video was on prior to enteringMode 3, the Video is suspended after receiving commands from the CPU or the Video Clock signal is stopped or turned off, and if it was off it remains off. - While much of the description herein has focused attention on performance and power management of the processor, CPU, core logic, and other logic circuits within a computing device or system, or other information instrument or appliance having such processor and/or logic, it should be understood that the dynamic power management and dynamic workload management is not only limited to such systems or components. More particularly, the inventive dynamic power management system, method, architecture, procedures, and computer programs may also be applied to a diverse set of electrical and electronic components including components commonly referred to as computer peripherals. Application of the principles described herein therefore have the potential of reducing power consumption and prolonging component life to such devices and systems as video monitors, hard disk drives or other storage systems or devices, printers, scanners, cameras, other network devices and circuits, industrial tools and systems, and a myriad of other systems and devices.
- Aspects of the invention though often described in the context of processors, CPUs, network devices, servers, and the like; have particular benefits relative to power and energy conservation when applied to server farms where large quantities of energy are conserved directly as a result of lower power operation without performance sacrifice as well as energy conserved as a result of higher density and lower facilities space and cooling requirements. Additional Embodiments
- Having described numerous embodiments of the invention, it will be apparent to those workers having ordinary skill in the applicable arts that the invention provides a great variety of innovations. Attention is now directed to highlights of the manner in which selected aspects of the invention and innovations may be used either separately or in combination to provide particularly desirable and advantageous utility. Although these highlighted groups of innovations and particular embodiments with each group are particularly useful, the inventions and innovations described in this specification and the drawings are not limited only to the embodiments highlighted or otherwise described or identified below. Within each group of innovations, the selected embodiments are, for convenience of notation, referred to by embodiment numbers surrounded by parentheses. These numbers refer to embodiments within a particular group of innovations and are reused for the different groups of innovations.
- In a first group of innovations, the invention provides various embodiments associated with System, Method, and Architecture for Dynamic Server Power Management and Dynamic Workload Management for Multi-server Environment.
- (1) A computer system comprising: a plurality of server computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the server computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, (ii) a second mode having a second maximum performance level lower than the first maximum performance level and a second power consumption rate lower than the first power consumption rate, and (iii) a third mode having a third maximum performance level lower than the second maximum performance level and a third power consumption rate lower than the second power consumption rate; and a power manager: (i) coupled to each of the server computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the server computers selected from the first mode, second mode, and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of server computers directing each of the plurality of server computers to operate in the determined operating mode.
- (2) A computer system comprising: a plurality of computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, and (ii) a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; and a power manager: (i) coupled to each of the computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- (3) The computer system in embodiment (2), wherein: each of the computers further being operable in (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and the power manager further determining an operating mode for each of the computers selected from the first mode, the second mode, and the third mode based on the analyzed activity information and the predetermined policies. (4) The computer system in any of embodiments (2 or 3), wherein: the computers comprise servers. (5) The computer system in any of embodiments (2, 3, or 4), further comprising a power manager computer providing the power manager. (6) The computer system in any of embodiments (2, 3, or 4) wherein a selected one of the plurality of computers designated as a master providing the power manager. (7) The computer system in any of embodiments (2 or 3), wherein the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof. (8) A system as in embodiment (7), wherein at the physical level the number of processor idle threads executed within a predetermined period of time are measured to determine processor loading and the processor performance is adjusted to by altering the operating mode to substantially match the level of processor loading. (9) The computer system in embodiment (2), wherein the activity monitor comprises a network layer activity monitoring TCP/IP protocol data packets; and processor performance is incrementally lowered by the power manager using the mode control until data packets start dropping indicating that the processor performance is at the limit of adequacy and then increasing the processor performance by a specified increment to act as a safety margin to provide reliable communication of the packets. (10) The computer system in embodiment (7), wherein the application layer activity monitor comprises monitoring use of a port address within the computers, the monitoring including counting or measuring a number of times a specific port address is being requested within a predetermined period of time, and in response to that counting or measurement, placing a sufficient amount of computer performance to meet the performance requirement for each application requesting the port address. (11) The computer system in embodiment (7), wherein the application layer activity monitor comprises monitoring use of a port address within the computers. (12) The computer system in embodiment (7), wherein the network layer activity monitor comprises monitoring use of a TCP/IP protocol within the computers. (13) The computer system in embodiment (7), wherein the physical layer activity monitor comprises monitoring the execution of idle threads within the computers. (14) The computer system in embodiment (7), wherein the physical layer activity monitor comprises monitoring counting activities having particular activity values within the computers. (15) The computer system in embodiment (3), wherein: the first mode operation is characterized by operating the processor at a first processor clock frequency and a first processor core voltage, the second mode operation is characterized by operating the processor at a second processor clock frequency and a second processor core voltage, and the third mode operation is characterized by operating the processor at a third processor clock frequency and a third processor core voltage; the second mode of operation being further characterized in that the second processor clock frequency and the second processor core voltage in combination consuming less power than the first processor clock frequency and the first processor core voltage in combination, and the third processor clock frequency and the third processor core voltage in combination consuming less power than the second processor clock frequency and the second processor core voltage in combination. (16) A system as in embodiment (15), wherein performance of a group of the computers configured as physical network devices forming a single logical device are power managed by reducing the performance and power consumption of each constituent physical device in predetermined equal increments or predetermined unequal increments. (17) A system as in embodiment (15), wherein network device loading and quality of service (QoS) are measured for a plurality of physical network devices organized as a single logical network device. (18) The computer system in embodiment (15), wherein the third processor clock frequency is less than the second processor clock frequency which is less than the first processor clock frequency. (19) The computer system in embodiment (18), wherein the second processor core voltage is less than the first processor core voltage. (20) The computer system in embodiment (19), wherein the third processor core voltage is less than the second processor core voltage. (21) The computer system in embodiment (15), wherein the third processor clock frequency is less than the second processor clock frequency which is less than the first processor clock frequency; and the second processor core voltage is less than the first processor core voltage. (22) The computer system in embodiment (2), wherein: each of the computers further being operable in (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and each the computer including a local power manager determining an operating mode for itself selected from the first mode and the second mode based on processor internal activity information. (23) The computer system in embodiment (22), wherein the processor internal activity information comprising idle thread execution information. (24) The computer system in embodiment (22), wherein a transition from the first mode to the second mode is controlled locally within each the computer; and a transition from either the first mode or the second mode to the third mode are controlled globally by the power manager. (25) The computer system in embodiment (24), wherein a transition from the second mode to the first mode is controlled locally within each the computer; and a transition from the third mode to either the first mode or the second mode is controlled is globally by the power manager. (26) The computer system in embodiment (15), wherein the third processor clock frequency is substantially zero or the third processor clock is turned off. (27) The computer system in embodiment (15), wherein the commands are generated and directed to the computers only when required to change an operating mode of the computers. (28) The computer system in any of embodiments (2 or 3), wherein the third mode is characterized by maintaining a processor core voltage to maintain processor state.
- (29) A computer system comprising: a plurality of computers each having at least one processor and an activity monitor identifying a level of activity indicator for the at least one processor; each of the computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, and (ii) a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; and a power manager: (i) coupled to each of the computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode; each of the computers further being operable in (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; each the computer including a local power manager determining an operating mode for itself selected from the first mode and the second mode based on processor internal activity information; a transition from the first mode to the second mode is controlled locally within each the computer, and a transition from either the first mode or the second mode to the third mode are controlled globally by the power manager; and a transition from the second mode to the first mode is controlled locally within each the computer, and a transition from the third mode to either the first mode or the second mode is controlled globally by the power manager.
- (30) A computer system comprising: a plurality of server computers each having at least one processor and an activity monitor identifying a level of activity for the at least one processor, the activity monitor comprising an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof; each of the server computers being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, (ii) a second mode having a second maximum performance level lower than the first maximum performance level and a second power consumption rate lower than the first power consumption rate, and (iii) a third mode having a third maximum performance level lower than the second maximum performance level and a third power consumption rate lower than the second power consumption rate; and a power manager operative in a separate power manager computer: (i) coupled to each of the server computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the server computers selected from the first mode, second mode, and third mode based on the analyzed activity information; and (iv) generating commands to each of the plurality of server computers directing each of the plurality of server computers to operate in the determined operating mode; the first mode operation is characterized by operating the processor at a first processor clock frequency and a first processor core voltage, the second mode operation is characterized by operating the processor at a second processor clock frequency and a second processor core voltage, and the third mode operation is characterized by operating the processor at a third processor clock frequency and a third processor core voltage; the second mode of operation being further characterized in that the second processor clock frequency is lower than the first processor clock frequency and the second processor core voltage is equal to or less than the first processor core voltage so that in combination consuming less power than in the first mode, and the third processor clock frequency is lower than the second processor clock frequency and the third processor core voltage is no greater than the second processor core voltage so that in combination consuming less power than in the second mode; and a transition from the first mode to the second mode is controlled locally within each the computer; and a transition from either the first mode or the second mode to the third mode are controlled globally by the power manager.
- (31) A method of operating computer system having a plurality of server computers, each server computer including at least one processor, and each computer being operable in a first mode having a first maximum performance level and a first power consumption rate, and a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; the method comprising: monitoring activity within the computers and identifying a level of activity for the at least one processor within the computers; analyzing the plurality of level of activity information; determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information; and generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- In a second group of innovations, the invention provides various embodiments associated with System and Method for Activity or Event Based Dynamic Energy Conserving Server Reconfiguration.
- (1) An information processing system comprising: a frame or enclosure for mounting a plurality of devices; a backplane having a plurality of backplane electrical connectors disposed within the frame or enclosure; and a plurality of devices, each including a device electrical connector, matingly coupled to the backplane electrical connectors, the plurality of devices including at least one network device for coupling the system with an external network.
- (2) A system as in embodiment (1), wherein the at least one network device comprises a device selected from the set of network devices consisting of a server device, a computer node device, a monitor node device, a management module, a server module, and combinations thereof. (3) A system as in embodiment (2), wherein the at least one network device includes a processor and a memory integral with or coupled to the processor. (4) A system as in embodiment (3), further comprising a network switch or network switching device. (5) A system as in embodiment (4), wherein the plurality of devices further comprises a device selected from the set of devices consisting of a power supply, a fan or fan module, and combinations thereof. (6) A system as in embodiment (1), wherein the at least one network device comprises at least one server computer having at least one processor and a power manager. (7) A system as in embodiment (6), wherein the power manager is integral with the server computer. (8) A system as in embodiment (6), wherein the power manager is separate from the server computer. (9) A system as in embodiment (6), wherein the or each server computer further comprises an activity monitor identifying a level of activity indicator for the at least one processor; and the or each server computer being operable in: (i) a first mode having a first maximum performance level and a first power consumption rate, and (ii) a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate; and the system further comprising: a power manager: (i) coupled to each of the computers and receiving the level of activity information from each of the plurality of computers; (ii) analyzing the plurality of received level of activity information; (iii) determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information and predetermined policies; and (iv) generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode. (10) A system as in embodiment (9), wherein: the or each server computer further being operable in: (iii) a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and the power manager further determining an operating mode for each of the computers selected from the first mode, the second mode, and the third mode based on the analyzed activity information and the predetermined policies. (11) A system as in embodiment (1), wherein the system further comprises a power manager. (12) A system as in embodiment (10), wherein the system further comprises a switching module, and the power manager receives activity indicators for the switching module and controls an operating mode of the switching module in response thereto. (13) A system as in embodiment (10), wherein the computer comprises a server module that is power managed by adjusting processor performance to one or more of a predicted processor processing requirement and a measured processor processing requirement. (14) A system as in embodiment (13), wherein the predicted processor processing requirement is a Quality of Service (QoS) based requirement, and the measured processor processing requirement comprises a substantially real-time measured processor processing requirement. (15) A system as in embodiment (14), wherein the substantially real-time processor processing requirement comprises an idle thread execution detection and response thereto. (16) A system as in embodiment (10), wherein power (or energy) is conserved by controlling the computer based on a control procedure algorithm to enter a first level of power (energy) saving by adjusting the performance of the processor within the computer to substantially match the computer processor loading demand. (17) A system as in embodiment (10), wherein power (or energy) is conserved by controlling the plurality of computers in aggregate based on a control procedure algorithm and the policy to enter selected levels of power (energy) saving by adjusting the performance of the processors within the computers to one of the first mode, second mode, and third mode to substantially match the aggregate computer processor loading demands. (18) A system as in embodiment (10), wherein the power manager includes a control procedure algorithm implemented as software to implement a power on demand control procedure. (19) A system as in embodiment (10), wherein each computer is configurable as a particular type of network device. (20) A system as in embodiment (10), wherein the computer is configured as a network device selected from the set consisting of a web server, a streaming media server, a cache server, a file server, an application server, and a router. (21) A system as in embodiment (10), wherein at least selected ones of the computers are configurable as a combination type of network device, and wherein the network device configured in the computer node is a network device selected from the set consisting of a web server, a streaming media server, a cache server, a file server, an application server, a router, and combinations thereof. (22) A system as in embodiment (21), wherein the network device is reconfigurable at any time based on types of activities detected within the network to which the network device is or may be connected. (23) A system as in embodiment (10), wherein at least one of the computers comprises a network device and the activity monitor for the network device comprises a network activity monitor that detects the types of activities present on a network to which the activity monitor is coupled. (24) A system as in embodiment (23), wherein the types of activities present on a network to which the activity monitor is coupled that are monitored by the activity monitor include volume of web pages served, volume of streaming media served, volume of files served, volume of applications served, volume of cached data served, amount of network traffic routed, and combinations thereof. (25) A system as in embodiment (22), wherein the reconfiguration of network device is initiated by any network device including the same network as is being reconfigured. (26) A system in embodiment (4) wherein a selected one of the plurality of computers designated as a master providing the power manager. (27) A system as in embodiment (10), wherein a selected one of the plurality of computers is designated as a master providing the power manager, and reconfiguration of a network device from one form of network device to another form of network device is initiated by any computer that has been designated as a master computer. (28) A system as in embodiment (27), wherein any computer may be designated as the master node. (29) A system as in embodiment (28), wherein a particular computer is designated as a master on the basis of its position within a chassis. (30) A system as in embodiment (28), wherein a particular computer node is designated as a master node on the basis of the order of power-up or boot completion. (31) A system as in embodiment (28), wherein reconfiguration of the computer comprises altering the software and/or firmware instructing the computer. (32) A system as in embodiment (28), wherein reconfiguration of the computer comprises altering the data organization of a data storage device integral with or coupled to the computer. (33) A system as in embodiment (28), wherein the data storage device comprises a hard disc drive based RAID storage array and altering the data organization comprises altering rad configuration of the data to provide better performance for the type of data being served. (34) A system as in embodiment (22), wherein the reconfiguration of a computer is initiated by a management module network device. (35) A system as in embodiment (10), wherein a plurality of computers of the same type are grouped together and treated as a single network device. (36) A system as in embodiment (35), wherein the group of network devices treated as a single network device is managed and controlled as a single network device. (37) A system as in embodiment (35), wherein the group of network devices treated as a single network device is power managed as a single network device. (38) A system as in embodiment (35), wherein the group of network devices treated as a single network device is monitored as a single network device. (39) A system as in embodiment (35), wherein the plurality of grouped network devices are electrically coupled via a backplane bus and the logical grouping of the plurality of network devices into a single logical network device is performed under control of software. (40) A system as in embodiment (39), wherein the software executes within a processor and memory associated within each network device. (41) A system as in embodiment (35), wherein the plurality of network devices each comprise a server group. (42) A system as in embodiment (35), wherein the plurality of network devices each comprise a computer server module. (43) A system as in embodiment (42), wherein each computer server module is configured as a computer server module selected from the group consisting of a web server, a streaming media server, a cache server, a file server, an application server, a router, and combinations thereof. (44) A system as in embodiment (39), wherein the activity associated with each computer within a grouped logical network device may be monitored individually. (45) A system as in embodiment (39), wherein the network activity associated with all or any subset of physical network device within a grouped logical network device may be monitored as a composite or in aggregate. (46) A system as in embodiment (35), wherein grouping is accomplished by aggregating all of the activity in each computer and directing each computer in the logical group to operate at the same operating mode. (47) A system as in embodiment (10), wherein over a period of time the system will have sufficient over capacity that some of the computers will be directed to operate in the third mode, the policy taking into account the amount each of the computers have historically spent operating in at least one of the first, second, or third mode and selecting a computer to operate in the third mode based on historical data. (48) A system as in embodiment (47), wherein the computer selected to operate in the third mode is a computer that has the smallest cumulative duration operating in the third mode amongst the plurality of computers. (49) A system as in embodiment (47), wherein the computer selected to operate in the third mode is randomly selected from amongst the plurality of computers. (50) A system as in embodiment (47), wherein the computer selected to operate in the third mode is rotated sequentially amongst the plurality of computers. (51) A system as in embodiment (10), wherein the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof. (52) A system as in embodiment (51), wherein at the physical level the number of processor idle threads executed within a predetermined period of time are measured to determine processor loading and the processor performance is adjusted to by altering the operating mode to substantially match the level of processor loading. (53) A system as in embodiment (52), wherein the substantial matching of processor performance to processor loading is performed with a predetermined amount of additional processor performance beyond that needed to match the processor loading. (54) A system as in embodiment (53), wherein the predetermined amount of additional processor performance is between about one-percent and about five-percent additional performance. (55) The computer system in embodiment (10), wherein: the first mode operation is characterized by operating the processor at a first processor clock frequency and a first processor core voltage, the second mode operation is characterized by operating the processor at a second processor clock frequency and a second processor core voltage, and the third mode operation is characterized by operating the processor at a third processor clock frequency and a third processor core voltage; the second mode of operation being further characterized in that the second processor clock frequency and the second processor core voltage in combination consuming less power than the first processor clock frequency and the first processor core voltage in combination, and the third processor clock frequency and the third processor core voltage in combination consuming less power than the second processor clock frequency and the second processor core voltage in combination. (56) A system as in embodiment (55), wherein performance of a group of the computers configured as physical network devices forming a single logical device are power managed by reducing the performance and power consumption of each constituent physical device in predetermined equal increments or predetermined unequal increments. (57) A system as in embodiment (56), wherein the unequal increments include placing one or more of the plurality of physical devices in the third mode operating mode. (58) A system as in embodiment (56), wherein the unequal increments include placing one or more of the plurality of physical devices in the second mode operating mode. (59) A system as in embodiment (56), wherein the unequal increments include placing one or more of the plurality of physical devices in a powered-off fourth mode.
- (60) A system as in embodiment (56), wherein a composite performance of a logical network device is achieved by placing some physical network devices in the second mode and by placing others in a different mode. (61) The computer system in embodiment (8), wherein the activity monitor comprises a network layer activity monitoring TCP/IP protocol data packets; and processor performance is incrementally lowered by the power manager using the mode control until data packets start dropping indicating that the processor performance is at the limit of adequacy and then increasing the processor performance by a specified increment to act as a safety margin to provide reliable communication of the packets. (62) A system as in embodiment (61), wherein the specified increment is a one-percent to five percent increment. (63) A system as in embodiment (61), wherein the specified increment is a 0.1 percent to 10 percent increment. (64) The computer system in embodiment (9), wherein the activity monitor comprises an activity monitor that monitors an activity selected from the set of activities consisting of: a program application layer activity, a network layer activity, a physical layer activity, and combinations thereof. (65) The computer system in embodiment (64), wherein the application layer activity monitor comprises monitoring use of a port address within the computers, the monitoring including counting or measuring a number of times a specific port address is being requested within a predetermined period of time, and in response to that counting or measurement, placing a sufficient amount of computer performance to meet the performance requirement for each application requesting the port address. (66) A system as in embodiment (65), wherein the sufficient amount of network performance is provided by operating selected computer in a first predetermined performance having a predetermined power consumption and a second group of other selected physical network devices at a reduced second performance level having a power consumption lower than that of the first selected group. (67) A system as in embodiment (66), wherein the first predetermined performance is a maximum performance and the second predetermined performance is a second level power saving mode. (68) A system as in embodiment (66), wherein the first predetermined performance is a maximum performance and the second predetermined performance is a third level power saving mode. (69) A system as in embodiment (65), wherein the measurement is determined via a SNMP agent. (70) A system as in embodiment (9), wherein the power manager applies different policies for different application types including using different rules to determine and predict system performance requirements. (71) A system as in embodiment (70), wherein the different application types comprise different server types. (72) A system as in embodiment (70), wherein the different rules comprise different measurement procedures. (73) A system as in embodiment (70), wherein the system performance requirements comprise processor performance requirements. (74) A system as in embodiment (70), wherein the system performance requirements comprise server loading performance requirements. (75) A system as in embodiment (70), wherein the application type comprises a network application. (76) A system as in embodiment (75), wherein the network application comprises a network file server (NFS) application. (77) The system in embodiment (76), wherein the computer comprises a network server, and a processor within the computer operates at a processor clock frequency just sufficient to maintain maximum rated communication over a predetermined network connection. (78) The system in embodiment (77), wherein the a predetermined network connection comprises a 100 Mbps ethernet connection. (79) A system as in embodiment (77), wherein the processor clock frequency is less than about 300 MHz. (80) A system as in embodiment (75), wherein the processor clock frequency is less than about 300 MHz. (81) The computer system in embodiment (10), wherein the activity indicator comprises a network quality of service indicator. (82) A system as in embodiment (10), wherein power is conserved by controlling each computer node to enter one of the second mode or the third mode using one or more of a quality of service based predictive processor performance reduction and a activity based measured performance requirement. (83) A system as in embodiment (82), wherein the activity based measured performance comprises an idle thread execution based activity measure. (84) A system as in embodiment (81), wherein a plurality of the computers are organized as a single logical network device, and network device loading and QoS are measured for logical network device. (85) A system as in embodiment (81), wherein within the single logical network device, at least some computers making up the logical network device enter the third mode while other of the physical network devices operate in one or more of the first and second modes. (86) A system as in embodiment (81), wherein the computers can enter a third mode directly or indirectly from either the first mode or the second mode. (87) A system as in embodiment (10), wherein when there is a requirement that one computer be placed in a lower power consumption mode, the computer selected for such lower power consumption is selected according to predetermined rules such that different computers are placed in lower power consumption mode each time such selection is required. (88) A system as in embodiment (87), wherein the predetermined rules provide for random selection of one of the computers. (89) A system as in embodiment (87), wherein the predetermined rules provide for cycling through the computers according to some predetermined ordering. (90) A system as in embodiment (89), wherein the predetermined rules provide for cycling through the computers according to some predetermined ordering in which computers having the lowest time in service are preferentially selected for continued operation and network devices having the longest time in service are selected for reduced power operation. (91) A system as in embodiment (90), wherein the reduced power operation includes being powered off. (92) A system as in embodiment (90), wherein the reduced power operation includes being placed in a suspend mode. (93) A system as in embodiment (10), wherein a computer placed in
mode 3 is in a suspend state and may be woken up and placed in the first mode or the second mode by any one of a plurality of events including by a wake on LAN signal event. (94) A system as in embodiment (10), wherein the transition from one power consumption mode to another power consumption mode is based on a procedure implemented in software. (95) A system as in embodiment (10), wherein the transition from one power consumption mode to another power consumption mode is based on a procedure implemented in hardware and software. (96) A system as in embodiment (10), wherein when there is need to operate fewer than all the computer, the particular computer or logical group of computers that is (are) turned off or placed in a reduced power consumption mode is cycled so that over time all of the network devices experience similar operating time histories. (97) A system as in embodiment (96), wherein the computers include a non-volatile memory for storing operational history. (98) A system as in embodiment (97), wherein the operational history includes a total operating time indicator. (99) A system as in embodiment (97), wherein the operational history includes a time in service indicator. (100) A system as in embodiment (97), wherein the operational history includes indicators for operational time at each operational mode. (101) A system as in embodiment (10), wherein at least some of the computers include a mass storage device including a rotatable storage device. (102) A system as in embodiment (101), wherein the rotatable mass storage device comprises a rotatable magnetic hard disk drive. (103) A system as in embodiment (101), wherein the rotatable mass storage device comprises a rotatable optical disk drive. (104) A system as in embodiment (101), wherein the rotatable mass storage device comprises a rotatable magneto-optical disk drive. (105) A system as in embodiment (101), wherein the rotatable mass storage device is power managed by controlling the rotation of a motor rotating the rotatable device, wherein the disc drive is not rotated when a computer associated with the drive is in amode 3 operating condition. (106) A system as in embodiment (10), wherein the computers are configured as network server devices and a network load versus allocated network device performance profile is provided for each different type of network server device, and the performance level set for operation of the network device is established by reference to the profile. (107) A system as in embodiment (106), wherein the profile is implemented as an analytical expression executed in software or firmware. (108) A system as in embodiment (106), wherein the profile is implemented as a piecewise linear expression executed in software or firmware. (109) A system as in embodiment (106), wherein the profile is implemented as a look-up-table stored in a memory. (110) A system as in embodiment (10), wherein at least one of the computers comprises a network server device and the activity monitoring for the network server device comprises a monitoring or either the network device load or the network device quality of service (QoS); and wherein the monitoring is performed by the activity monitor or by a separate management computer, or both. (111) A system as in embodiment (10), wherein the system includes at least one temperature sensor within an enclosure holding the computers for monitoring and reporting the temperature proximate the sensor to a computers configured to monitor the temperature. (112) A system as in embodiment (10), wherein the system includes a plurality of temperature sensors within the enclosure reporting to one or more network devices. (113) A system as in embodiment (112), wherein the plurality of temperature sensors are spatially distributed to provide temperature monitoring of different network devices within the enclosure. (114) A system as in embodiment (112), wherein the plurality of temperature sensors are spatially distributed to provide temperature monitoring of different network devices and power supplies within the enclosure. (115) A system as in embodiment (111), wherein when the temperature sensed by a temperature sensor is within a predetermined magnitude relationship of a first predetermined value at least one computer is transitioned to a lower power consumption state. (116) A system as in embodiment (115), wherein when the temperature sensed by a temperature sensor is within a predetermined magnitude relationship of a second predetermined value at least one computer is transitioned to a powered off state. (117) A system as in embodiment (111), wherein the operational mode of at least one computer is reduced to a lower power consuming and heat dissipating state in response to a temperature sensor reporting a temperature greater than or equal to a predetermined value. (118) A system as in embodiment (111), wherein after the power consumption operating mode has been lowered permitting the computer to be operated at a higher power consuming state when the temperature sensed is below a predetermined temperature value, the lower temperature value being selected to provide hysteresis and prevent oscillation between higher power state and lower powered state. (119) A system as in embodiment (115), wherein the lower power consumption state is achieved by lowering the clock frequency of the processor, the clock frequency of a bus coupling a processor to other components, or the operating voltage of the processor or other components. (120) A system as in embodiment (115), wherein the particular network device that is transitioned to a lower power consumption state is selected based on predetermined rules. (121) A system as in embodiment (120), wherein the predetermined rules include a quality of service indicator. (122) A system as in embodiment (121), wherein additional computer devices are sent to lower energy consuming modes if the temperature remains above a predetermined temperature value. (123) A system as in embodiment (10), wherein power consumption within the system is reduced by adjusting the number and motor speed of cooling fans responsible for cooling the computer. (124) A system as in embodiment (10), wherein a plurality of cooling fans are provided and operate under control of the power manager that controls each fan to provide cooling at the rate and location desired to maintain the computers within a predetermined temperature range. (125) A system as in embodiment (10), wherein the plurality of computers are disposed within a common enclosure and the system further comprising a plurality of temperature sensors and a plurality of cooling devices are also disposed within the enclosure, the plurality of temperature sensors communicating a temperature signal to a temperature control means and the control means adjusting the on/off status and operational parameters of the cooling units to extract heat according to predetermined rules. (126) A system as in embodiment (125), wherein the power manager comprises the temperature control means. (127) A system as in embodiment (125), wherein one of the computers within the enclosure comprises the temperature control means. (128) A system as in embodiment (9), wherein the system further includes a plurality of power supplies and the power supplies are controlled to maintain a required power output level and operate the power supplies at a preferred efficiency. (129) A system as in embodiment (128), wherein only selected ones of the plurality of power supplies are operated. (130) A system as in embodiment (128), wherein multiple ones of the power supplies are operated but each is operated at less than rated power output capacity. (131) A system as in embodiment (10), wherein the temperature of the system is moderated by motor driven cooling fans and wherein a rotational speed of the motor drive cooling is adjusted to maintain a predetermined temperature range proximate a temperature sensor. (132) A system as in embodiment (10), wherein the rotational speed of a motor drive cooling is adjusted to maintain a predetermined temperature range within an enclosure. - (133) A power-conservativemulti-nodenetwork device, comprising: an enclosure having a power supply and a back-plane bus; a plurality of hot-pluggable node devices in the form of printed circuit (PC) cards adapted for connection with the back-plane buss; and each the node device being reconfigurable in substantially real-time to adapt to changing conditions on the network.
- (134) The network device in embodiment (133), wherein the plurality of hot-pluggable node devices comprise up to sixteen node devices. (135) The network device in embodiment (133), wherein each of the node devices includes power saving control features.
- (136) A computer program product for use in conjunction with a computer system having a plurality of server computers, each server computer including at least one processor, and each computer being operable in a first mode having a first maximum performance level and a first power consumption rate, and a third mode having a third maximum performance level lower than the first maximum performance level and a third power consumption rate lower than the first power consumption rate, the computer program product comprising a computer readable storage medium and a computer program mechanism embedded therein, the computer program mechanism, comprising: a program module that directs at least one computer, to function in a specified manner, the program module including instructions for: monitoring activity within the computers and identifying a level of activity for the at least one processor within the computers; analyzing the plurality of level of activity information; determining an operating mode for each of the computers selected from the first mode and third mode based on the analyzed activity information; and generating commands to each of the plurality of computers directing each of the plurality of computers to operate in the determined operating mode.
- (137) The computer program product of embodiment (136), wherein each of the computers further being operable in a second mode having a second maximum performance level intermediate between the first maximum performance level and the third maximum performance level and a second power consumption rate intermediate between the first power consumption rate and the third power consumption rate; and the determining an operating mode further comprising determining an operating mode for each of the computers selected from the first mode, the second mode, and the third mode based on the analyzed activity information. (138) The computer program product of embodiment (137), wherein a transition from the first mode to the second mode is controlled locally within each the computer; and a transition from either the first mode or the second mode to the third mode are controlled globally by the power manager. (139) The computer program product of embodiment (138), wherein a transition from the second mode to the first mode is controlled locally within each the computer; and a transition from the third mode to either the first mode or the second mode is controlled globally by the power manager.
- In a third group of innovations, the invention provides various embodiments associated with System, Method, Architecture, and Computer Program Product for Dynamic Power Management in a Computer System.
- (1) In a computer system including at least one processing unit, a memory coupled to the at least one processing unit, and logic circuits coupled to the processing unit contributing to operation of the computer system, a method for controlling the operating mode and as a result the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges; the method comprising: while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range, (i) monitoring the computer system to detect the occurrence or non-occurrence of a first event; and (ii) transitioning the computer system from the first selected operating mode to a second selected operating mode exhibiting that second selected operating mode's power consumption range.
- (2) The method in embodiment (1), wherein the first selected mode is a higher power consuming mode than the second selected mode. (3) The method in embodiment (1), wherein the first selected mode is a lower power consuming mode than the second selected mode. (4) The method in embodiment (1), wherein the computer system further comprises peripheral devices coupled to the at least one processing unit and the peripheral devices are power managed to reduce power consumption. (5) The method in embodiment (4), wherein the peripheral devices include a mass storage device storing data for retrieval of the data, and an output port for outputting selected portions of the stored data upon request. (6) The method in embodiment (1), wherein the first event comprises execution of a predetermined number of idle threads. (7) The method in embodiment (1), wherein the first event comprises execution of a single idle thread. (8) The method in embodiment (1), wherein the first event comprises execution of a predetermined plurality of idle threads. (9) The method in embodiment (1), wherein the first event comprises a wake on LAN signal event. (10) The method in embodiment (1), wherein the first event comprises the occurrence of some specified level of CPU processing capability availability that is derived from either an enumeration or a statistical evaluation of the idle thread or idle threads that are being or have been executed during some time period. (11) The method in embodiment (1), wherein one of the first and second events comprises a measured decrease in server load. (12) The method in embodiment (1), wherein one of the first and second events comprises a predicted decrease in server load. (13) The method in embodiment (1), wherein one of the first and second events comprises a measured decrease in processor tasking. (14) The method in embodiment (1), wherein one of the first and second events comprises a predicted decrease in processor tasking. (15) The method in embodiment (1), wherein one of the first and second events comprises a measured decrease in communication channel bandwidth. (16) The method in embodiment (1), wherein one of the first and second events comprises predicted decrease in communication channel bandwidth. (17) The method in embodiment (12), wherein the predicted decrease in server load is a prediction based at least in part on time of day. (18) The method in embodiment (12), wherein the predicted decrease in server load is a prediction based at least in part on a quality of service requirement. (19) The method in embodiment (12), wherein the predicted decrease in processor tasking is a prediction based at least in part on time of day. (20) The method in embodiment (12), wherein the predicted decrease in processor tasking is a prediction based at least in part type of content to be processed by the computer system. (21) The method in embodiment (12), wherein the predicted decrease in server loading is a prediction based at least in part type of content to be served by the computer system. (22) The method in embodiment (12), wherein the manner of the prediction is further based on the content served by the server computer system. (23) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 1) in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (24) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (25) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (
Mode 2′) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (26) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2″) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (27) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 2′″) in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than a maximum rated processing unit core voltage just sufficient to maintain switching circuits in the processor unit at the processing unit clock frequency, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (28) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3) in which the processing unit is operated at a slow but non-zero frequency processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (29) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (30) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3″) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency and at a substantially maximum rated logic circuit operating voltage. (31) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′″) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than or equal to a maximum rated logic circuit operating voltage. (32) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3″″) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and is at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a logic circuit clock frequency less than a maximum rated logic circuit clock frequency and at a logic circuit operating voltage that is less than a maximum rated logic circuit operating voltage. (33) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 3′″″) in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (processing unit clock stopped) and at a processing unit core voltage just sufficient to maintain processor unit state, and the logic circuit is operated at a substantially zero logic circuit clock frequency and at a logic circuit operating voltage that is just sufficient to maintain logic circuit operating state. (34) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage. (35) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4′) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a real-time clock and circuit for waking the logic circuit and the processing unit are maintained in operation. (36) The method in embodiment (1), wherein one of the first selected operating mode and the second selected operating mode comprises a mode (Mode 4″) in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage; and the logic circuit is powered off by removing the logic circuit clock and by removing the logic circuit operating voltage or by setting the logic circuit operating voltage below a level that will maintain state, except that a circuit for waking the logic circuit and the processing unit are maintained in operation. - (37) The method in embodiment (1), further comprising: while operating in the second selected operating mode exhibiting that second selected mode's characteristic power consumption range, (i) monitoring the computer system to detect the occurrence or non-occurrence of a second event; and (ii) transitioning the computer system from the second selected operating mode to a third selected operating mode exhibiting that third selected operating mode's power consumption range.
- (38) The method in embodiment (1), wherein the first selected operating mode and the second selected operating mode comprises different operating modes selected from the set of operating modes consisting of: (i) a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; (ii) a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; and (iii) a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency.
- (39) The method in embodiment (38), wherein the set further consists of a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage.
- (40) The method in embodiment (1), further comprising: while operating in the second selected operating mode exhibiting that second selected mode's characteristic power consumption range, (i) monitoring the computer system to detect the occurrence or non-occurrence of a second event; and (ii) transitioning the computer system from the second selected operating mode to a third selected operating mode exhibiting that third selected operating mode's power consumption range.
- (41) The method in embodiment (40), wherein the first selected operating mode and the second selected operating mode comprises different operating modes, and the second selected operating mode and the third selected operating mode comprise different operating modes, each of the first, second, and third operating modes being selected from the set of modes consisting of: (i) a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; (ii) a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; and (iii) a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency (clock stopped) and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency.
- (42) The method in embodiment (41), wherein the set further consists of a mode in which the processing unit is powered off by removing a processing unit clock frequency (processing unit clock stopped) and a processing unit core voltage. (43) A computer program product for use in conjunction with a computer system including at least one processing unit, a memory coupled to the at least one processing unit, and logic circuits coupled to the processing unit contributing to operation of the computer system, a method for controlling the operating mode and as a result the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges; the computer program product comprising a computer readable storage medium and a computer program mechanism embedded therein, the computer program mechanism, comprising: a program module that directs the computer system to function in a specified manner, the program module including instructions for: (i) monitoring the computer system to detect the occurrence or non-occurrence of a first event while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range; and (ii) transitioning the computer system from the first selected operating mode to a second selected operating mode exhibiting that second selected operating mode's power consumption range. (44) The computer program product in embodiment (43), wherein the program module further including instructions for: while operating in the second selected operating mode exhibiting that second selected mode's characteristic power consumption range, (i) monitoring the computer system to detect the occurrence or non-occurrence of a second event; and (ii) transitioning the computer system from the second selected operating mode to a third selected operating mode exhibiting that third selected operating mode's power consumption range. (45) The computer program product in embodiment (44), wherein the first selected operating mode and the second selected operating mode comprises different operating modes, and the second selected operating mode and the third selected operating mode comprise different operating modes, each of the first, second, and third operating modes being selected from the set of modes consisting of: (i) a mode in which the processing unit is operated at substantially maximum rated processing unit clock frequency and at substantially maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; (ii) a mode in which the processing unit is operated at less than maximum rated processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency; and (iii) a mode in which the processing unit is operated at a substantially zero frequency processing unit clock frequency and at less than or equal to a maximum rated processing unit core voltage sufficient to maintain processor unit state, and the logic circuit is operated at substantially maximum rated logic circuit clock frequency. (46) The computer program product in embodiment (45), wherein the set further consists of a mode in which the processing unit is powered off by removing a processing unit clock frequency and a processing unit core voltage.
- (47) A computer system comprising: at least one processing unit and a memory coupled to the at least one processing unit; and logic circuits coupled to the processing unit contributing to operation of the computer system; a controller for controlling the operating mode and as a result, the power consumption of the computer system between a plurality of operating modes each having a different electrical power consumption levels or ranges; the controller being operable while operating in a first selected operating mode exhibiting that first selected mode's characteristic power consumption range, (i) to monitor the computer system to detect the occurrence or non-occurrence of a first event; and (ii) to transition the computer system from the first selected operating mode to a second selected operating mode exhibiting that second selected operating mode's power consumption range.
- Those workers having ordinary skill in the art in light of the description provided will no doubt appreciate other aspects, features, and advantages of the inventive system, method, and software control. It will be appreciated that the afore described procedures implemented in a computer environment may be implemented using hardware, software, and/or firmware, and combinations of these. The detection, analysis, monitoring, decision making, and control functions are particularly amenable to computer program software and firmware implementations and may readily be implemented in a central processing unit (CPU), processor, controller, microcontroller, or other logic unit within or associated with the computers. Therefore the invention includes hardware and software implementations, and descriptions of procedures and methods anticipate that such procedures and methods may be implemented as a computer program and computer program product.
- The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents. All publications, product or other data sheets, web-site content, and patent applications cited or referenced in this specification are herein incorporated by reference as if each individual publication or patent application were specifically and individually indicated to be incorporated by reference.
Claims (31)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/860,214 US20020007463A1 (en) | 1990-06-01 | 2001-05-18 | Power on demand and workload management system and method |
Applications Claiming Priority (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US53231490A | 1990-06-01 | 1990-06-01 | |
US90853392A | 1992-06-29 | 1992-06-29 | |
US08/017,975 US5396635A (en) | 1990-06-01 | 1993-02-12 | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US28516994A | 1994-08-03 | 1994-08-03 | |
US46019195A | 1995-06-02 | 1995-06-02 | |
US08/767,821 US5892959A (en) | 1990-06-01 | 1996-12-17 | Computer activity monitor providing idle thread and other event sensitive clock and power control |
US09/121,352 US6079025A (en) | 1990-06-01 | 1998-07-23 | System and method of computer operating mode control for power consumption reduction |
US23604300P | 2000-09-27 | 2000-09-27 | |
US23606200P | 2000-09-27 | 2000-09-27 | |
US28337501P | 2001-04-11 | 2001-04-11 | |
US09/860,214 US20020007463A1 (en) | 1990-06-01 | 2001-05-18 | Power on demand and workload management system and method |
Related Parent Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US53231490A Continuation | 1990-06-01 | 1990-06-01 | |
US90853392A Continuation | 1990-06-01 | 1992-06-29 | |
US08/017,975 Continuation US5396635A (en) | 1990-06-01 | 1993-02-12 | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US28516994A Continuation | 1990-06-01 | 1994-08-03 | |
US46019195A Continuation | 1990-06-01 | 1995-06-02 | |
US08/767,821 Continuation US5892959A (en) | 1990-06-01 | 1996-12-17 | Computer activity monitor providing idle thread and other event sensitive clock and power control |
US09/121,352 Continuation US6079025A (en) | 1990-06-01 | 1998-07-23 | System and method of computer operating mode control for power consumption reduction |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020007463A1 true US20020007463A1 (en) | 2002-01-17 |
Family
ID=27063810
Family Applications (14)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/017,975 Expired - Lifetime US5396635A (en) | 1990-06-01 | 1993-02-12 | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US08/460,078 Expired - Lifetime US5799198A (en) | 1990-06-01 | 1995-06-02 | Activity monitor for computer system power management |
US08/458,189 Expired - Lifetime US5710929A (en) | 1990-06-01 | 1995-06-02 | Multi-state power management for computer systems |
US08/768,331 Expired - Lifetime US5758175A (en) | 1990-06-01 | 1996-12-17 | Multi-mode power switching for computer systems |
US08/767,821 Expired - Lifetime US5892959A (en) | 1990-06-01 | 1996-12-17 | Computer activity monitor providing idle thread and other event sensitive clock and power control |
US09/121,352 Expired - Lifetime US6079025A (en) | 1990-06-01 | 1998-07-23 | System and method of computer operating mode control for power consumption reduction |
US09/558,473 Expired - Fee Related US6584571B1 (en) | 1990-06-01 | 2000-04-25 | System and method of computer operating mode clock control for power consumption reduction |
US09/860,221 Expired - Lifetime US7134011B2 (en) | 1990-06-01 | 2001-05-18 | Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices |
US09/860,237 Abandoned US20020007464A1 (en) | 1990-06-01 | 2001-05-18 | Apparatus and method for modular dynamically power managed power supply and cooling system for computer systems, server applications, and other electronic devices |
US09/860,995 Expired - Lifetime US7237129B2 (en) | 1990-06-01 | 2001-05-18 | System and method for activity or event based dynamic energy conserving server reconfiguration |
US09/860,214 Abandoned US20020007463A1 (en) | 1990-06-01 | 2001-05-18 | Power on demand and workload management system and method |
US09/860,303 Abandoned US20020004915A1 (en) | 1990-06-01 | 2001-05-18 | System, method, architecture, and computer program product for dynamic power management in a computer system |
US09/860,302 Ceased US6859882B2 (en) | 1990-06-01 | 2001-05-18 | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US09/860,212 Abandoned US20020004912A1 (en) | 1990-06-01 | 2001-05-18 | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment |
Family Applications Before (10)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/017,975 Expired - Lifetime US5396635A (en) | 1990-06-01 | 1993-02-12 | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US08/460,078 Expired - Lifetime US5799198A (en) | 1990-06-01 | 1995-06-02 | Activity monitor for computer system power management |
US08/458,189 Expired - Lifetime US5710929A (en) | 1990-06-01 | 1995-06-02 | Multi-state power management for computer systems |
US08/768,331 Expired - Lifetime US5758175A (en) | 1990-06-01 | 1996-12-17 | Multi-mode power switching for computer systems |
US08/767,821 Expired - Lifetime US5892959A (en) | 1990-06-01 | 1996-12-17 | Computer activity monitor providing idle thread and other event sensitive clock and power control |
US09/121,352 Expired - Lifetime US6079025A (en) | 1990-06-01 | 1998-07-23 | System and method of computer operating mode control for power consumption reduction |
US09/558,473 Expired - Fee Related US6584571B1 (en) | 1990-06-01 | 2000-04-25 | System and method of computer operating mode clock control for power consumption reduction |
US09/860,221 Expired - Lifetime US7134011B2 (en) | 1990-06-01 | 2001-05-18 | Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices |
US09/860,237 Abandoned US20020007464A1 (en) | 1990-06-01 | 2001-05-18 | Apparatus and method for modular dynamically power managed power supply and cooling system for computer systems, server applications, and other electronic devices |
US09/860,995 Expired - Lifetime US7237129B2 (en) | 1990-06-01 | 2001-05-18 | System and method for activity or event based dynamic energy conserving server reconfiguration |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/860,303 Abandoned US20020004915A1 (en) | 1990-06-01 | 2001-05-18 | System, method, architecture, and computer program product for dynamic power management in a computer system |
US09/860,302 Ceased US6859882B2 (en) | 1990-06-01 | 2001-05-18 | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US09/860,212 Abandoned US20020004912A1 (en) | 1990-06-01 | 2001-05-18 | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment |
Country Status (1)
Country | Link |
---|---|
US (14) | US5396635A (en) |
Cited By (110)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020062454A1 (en) * | 2000-09-27 | 2002-05-23 | Amphus, Inc. | Dynamic power and workload management for multi-server system |
EP1329798A1 (en) * | 2002-01-18 | 2003-07-23 | Hewlett-Packard Company, A Delaware Corporation | Power management method and apparatus |
US20030145242A1 (en) * | 2002-01-30 | 2003-07-31 | Derocher Michael D. | Computing device having programmable state transitions |
US20030177165A1 (en) * | 2002-03-18 | 2003-09-18 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US20030177406A1 (en) * | 2002-03-18 | 2003-09-18 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US20030200345A1 (en) * | 2002-04-17 | 2003-10-23 | Dell Products L.P. | System and method for using a shared bus for video communications |
US20030225938A1 (en) * | 2002-05-28 | 2003-12-04 | Newisys, Inc., A Delaware Corporation | Routing mechanisms in systems having multiple multi-processor clusters |
US20030225909A1 (en) * | 2002-05-28 | 2003-12-04 | Newisys, Inc. | Address space management in systems having multiple multi-processor clusters |
US20030233388A1 (en) * | 2002-05-28 | 2003-12-18 | Newisys, Inc. A Delaware Corporation | Transaction management in systems having multiple multi-processor clusters |
US20040025071A1 (en) * | 2002-01-18 | 2004-02-05 | Dominique Vicard | Distributed computing system and method |
US6690585B2 (en) | 2001-08-29 | 2004-02-10 | Oqo, Inc. | Bi-directional DC power conversion system |
US20040030944A1 (en) * | 2002-08-12 | 2004-02-12 | Barr Andrew H. | System, method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements |
US20040030942A1 (en) * | 2002-08-12 | 2004-02-12 | Barr Andrew H. | Voltage modulation in conjunction with performance optimization at processor level |
US20040028794A1 (en) * | 1997-12-19 | 2004-02-12 | Lipton, Division Of Conopco, Inc. | Olive oil containing food composition |
US20040037346A1 (en) * | 2002-08-23 | 2004-02-26 | Stefan Rusu | Apparatus for thermal management of multiple core microprocessors |
US20040088492A1 (en) * | 2002-11-04 | 2004-05-06 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for managing probe requests |
US20040098475A1 (en) * | 2002-11-19 | 2004-05-20 | Newisys, Inc., A Delaware Corporation | Methods and apparatus for distributing system management signals |
US20040128564A1 (en) * | 2002-12-30 | 2004-07-01 | Dubinsky Dean V. | Power management system |
US20040153507A1 (en) * | 2003-01-30 | 2004-08-05 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for distributing system management signals |
US20040167732A1 (en) * | 2002-01-02 | 2004-08-26 | American Power Conversion Corporation | Method and apparatus for preventing overloads of power distribution networks |
US20040174906A1 (en) * | 2003-03-05 | 2004-09-09 | Takahiro Ohkuma | Packet processing circuit |
US20040236912A1 (en) * | 2003-05-20 | 2004-11-25 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for providing cache state information |
US20040260832A1 (en) * | 2003-06-23 | 2004-12-23 | Newisys, Inc., A Delaware Corporation | Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems |
US20040268052A1 (en) * | 2003-06-27 | 2004-12-30 | Newisys, Inc., A Delaware Corporation | Methods and apparatus for sending targeted probes |
US20050021699A1 (en) * | 2003-06-27 | 2005-01-27 | Newisys, Inc. | Dynamic multiple cluster system reconfiguration |
WO2005008460A1 (en) * | 2003-03-31 | 2005-01-27 | Intel Corporation (A Delaware Corporation) | Method and apparatus for programming a functionality of an integrated circuit (ic) |
US20050034048A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Reliable communication between multi-processor clusters of multi-cluster computer systems |
US20050034033A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Communication between and within multi-processor clusters of multi-cluster computer systems |
US20050034007A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Synchronized communication between multi-processor clusters of multi-cluster computer systems |
US20050049729A1 (en) * | 2003-08-15 | 2005-03-03 | Michael Culbert | Methods and apparatuses for operating a data processing system |
US20050262370A1 (en) * | 2004-05-18 | 2005-11-24 | Intel Corporation | Processor timing apparatus, systems, and methods |
WO2006019973A1 (en) * | 2004-07-27 | 2006-02-23 | Intel Corporation | Power management coordination in multi-core processors |
US20060069936A1 (en) * | 2004-09-30 | 2006-03-30 | Lint Bernard J | Global and pseudo power state management for multiple processing elements |
US7099934B1 (en) * | 1996-07-23 | 2006-08-29 | Ewing Carrel W | Network-connecting power manager for remote appliances |
US7103636B2 (en) | 2002-05-28 | 2006-09-05 | Newisys, Inc. | Methods and apparatus for speculative probing of a remote cluster |
US7103823B2 (en) | 2003-08-05 | 2006-09-05 | Newisys, Inc. | Communication between multi-processor clusters of multi-cluster computer systems |
US20060206729A1 (en) * | 2003-07-30 | 2006-09-14 | Christian Hentschel | Flexible power reduction for embedded components |
US20060259796A1 (en) * | 2001-04-11 | 2006-11-16 | Fung Henry T | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US20060282688A1 (en) * | 2005-06-09 | 2006-12-14 | International Business Machines Corporation | Hierarchical system and method for managing power usage among server data processing systems |
US20060282686A1 (en) * | 2005-06-09 | 2006-12-14 | Bahali Sumanta K | System and method for managing power usage of a data processing system subsystem |
US20060282685A1 (en) * | 2005-06-09 | 2006-12-14 | International Business Machines Corporation | Distributed system and method for managing power usage among server data processing systems |
US20070005994A1 (en) * | 2005-06-09 | 2007-01-04 | International Business Machines Corporation | Power management server and method for managing power consumption |
US20070049133A1 (en) * | 2005-08-25 | 2007-03-01 | Conroy David G | Methods and apparatuses for dynamic power control |
US20070055826A1 (en) * | 2002-11-04 | 2007-03-08 | Newisys, Inc., A Delaware Corporation | Reducing probe traffic in multiprocessor systems |
US20070067136A1 (en) * | 2005-08-25 | 2007-03-22 | Conroy David G | Methods and apparatuses for dynamic thermal control |
US7346744B1 (en) | 2002-11-04 | 2008-03-18 | Newisys, Inc. | Methods and apparatus for maintaining remote cluster state information |
CN100381978C (en) * | 2005-01-07 | 2008-04-16 | 戴尔产品有限公司 | System and method for power management of plural information handling systems |
US20080091877A1 (en) * | 2006-05-24 | 2008-04-17 | Klemm Michael J | Data progression disk locality optimization system and method |
US20080109601A1 (en) * | 2006-05-24 | 2008-05-08 | Klemm Michael J | System and method for raid management, reallocation, and restriping |
US7386743B2 (en) | 2005-06-09 | 2008-06-10 | International Business Machines Corporation | Power-managed server and method for managing power consumption |
US20080172484A1 (en) * | 2001-09-07 | 2008-07-17 | Frederic Charron | Site integration management system for operational support service in an internet data center |
US20080178019A1 (en) * | 2007-01-19 | 2008-07-24 | Microsoft Corporation | Using priorities and power usage to allocate power budget |
US20090055897A1 (en) * | 2007-08-21 | 2009-02-26 | American Power Conversion Corporation | System and method for enforcing network device provisioning policy |
US20090077398A1 (en) * | 2007-09-18 | 2009-03-19 | International Business Machines Corporation | Workload Apportionment According to Mean and Variance |
US20090089504A1 (en) * | 2003-08-14 | 2009-04-02 | Soran Philip E | Virtual Disk Drive System and Method |
US20090177907A1 (en) * | 2008-01-07 | 2009-07-09 | Sotomayor Jr Guy G | Forced idle of a data processing system |
US20090177422A1 (en) * | 2008-01-07 | 2009-07-09 | Keith Cox | Forced idle of a data processing system |
US20090193276A1 (en) * | 2008-01-24 | 2009-07-30 | Sudhir Shetty | System and Method for Dynamic Utilization-Based Power Allocation in a Modular Information Handling System |
US20090228726A1 (en) * | 2008-03-07 | 2009-09-10 | Malik Naim R | Environmentally Cognizant Power Management |
US20090273334A1 (en) * | 2008-04-30 | 2009-11-05 | Holovacs Jayson T | System and Method for Efficient Association of a Power Outlet and Device |
US20100005331A1 (en) * | 2008-07-07 | 2010-01-07 | Siva Somasundaram | Automatic discovery of physical connectivity between power outlets and it equipment |
US20100106989A1 (en) * | 2008-10-27 | 2010-04-29 | Shih-Heng Chen | Embedded system with power-saving functions and power-saving method thereof |
US20100117579A1 (en) * | 2003-08-15 | 2010-05-13 | Michael Culbert | Methods and apparatuses for operating a data processing system |
US20100214873A1 (en) * | 2008-10-20 | 2010-08-26 | Siva Somasundaram | System and method for automatic determination of the physical location of data center equipment |
US20100235654A1 (en) * | 2008-03-07 | 2010-09-16 | Malik Naim R | Methods of achieving cognizant power management |
US20100256823A1 (en) * | 2009-04-04 | 2010-10-07 | Cisco Technology, Inc. | Mechanism for On-Demand Environmental Services Based on Network Activity |
US20110010488A1 (en) * | 2009-07-13 | 2011-01-13 | Aszmann Lawrence E | Solid state drive data storage system and method |
US20110022868A1 (en) * | 2009-07-23 | 2011-01-27 | Carnegie Mellon University | Systems and Methods for Managing Power Consumption and Performance of a Processor |
US20110047401A1 (en) * | 2009-08-24 | 2011-02-24 | Werner James B | Providing Adaptive Frequency Control For A Processor |
US20110160916A1 (en) * | 2009-12-24 | 2011-06-30 | Bahali Sumanta K | Fan speed control of rack devices where sum of device airflows is greater than maximum airflow of rack |
US20110185198A1 (en) * | 2010-01-25 | 2011-07-28 | Masakazu Ukita | Electronic appliance, power management apparatus, and method of identifying appliance |
US20110231681A1 (en) * | 2005-12-30 | 2011-09-22 | Jose Allarey | Method and apparatus for a zero voltage processor sleep state |
US8306772B2 (en) | 2008-10-13 | 2012-11-06 | Apple Inc. | Method for estimating temperature at a critical point |
US8315746B2 (en) | 2008-05-30 | 2012-11-20 | Apple Inc. | Thermal management techniques in an electronic device |
US8452848B1 (en) * | 2011-01-31 | 2013-05-28 | Symantec Corporation | Facilitating secure 24x7 on-demand service availability while minimizing power consumption and power load spikes |
US8595515B1 (en) * | 2007-06-08 | 2013-11-26 | Google Inc. | Powering a data center |
US8627118B2 (en) | 2010-05-24 | 2014-01-07 | International Business Machines Corporation | Chassis power allocation using expedited power permissions |
US8700923B2 (en) | 2000-09-27 | 2014-04-15 | Huron Ip Llc | Apparatus and method for modular dynamically power managed power supply and cooling system for computer systems, server applications, and other electronic devices |
US8756446B2 (en) | 2008-04-11 | 2014-06-17 | Freescale Semiconductor, Inc. | Microprocessor having a low-power mode and a non-low power mode, data processing system and computer program product |
US8756442B2 (en) | 2010-12-16 | 2014-06-17 | Advanced Micro Devices, Inc. | System for processor power limit management |
US8918657B2 (en) | 2008-09-08 | 2014-12-23 | Virginia Tech Intellectual Properties | Systems, devices, and/or methods for managing energy usage |
US9009500B1 (en) | 2012-01-18 | 2015-04-14 | Google Inc. | Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center |
US9104393B2 (en) | 1996-07-23 | 2015-08-11 | Server Technology, Inc. | Power-manager configuration upload and download method and system for network managers |
US9146851B2 (en) | 2012-03-26 | 2015-09-29 | Compellent Technologies | Single-level cell and multi-level cell hybrid solid state drive |
US9287710B2 (en) | 2009-06-15 | 2016-03-15 | Google Inc. | Supplying grid ancillary services using controllable loads |
US9489150B2 (en) | 2003-08-14 | 2016-11-08 | Dell International L.L.C. | System and method for transferring data between different raid data storage types for current data and replay data |
US9588707B2 (en) | 2015-01-28 | 2017-03-07 | International Business Machines Corporation | Object storage power consumption optimization |
US9703342B2 (en) | 2012-02-10 | 2017-07-11 | Server Technology, Inc. | System and method for configuring plurality of linked power distribution units in which configuration data of the linked power distribution units are accessible by the remote system |
US20190171262A1 (en) * | 2017-12-05 | 2019-06-06 | Vathys, Inc. | Systems and methods for thermal management of multilayered integrated circuits |
US11425189B2 (en) * | 2019-02-06 | 2022-08-23 | Magic Leap, Inc. | Target intent-based clock speed determination and adjustment to limit total heat generated by multiple processors |
US11445232B2 (en) | 2019-05-01 | 2022-09-13 | Magic Leap, Inc. | Content provisioning system and method |
US11510027B2 (en) | 2018-07-03 | 2022-11-22 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality |
US11514673B2 (en) | 2019-07-26 | 2022-11-29 | Magic Leap, Inc. | Systems and methods for augmented reality |
US11521296B2 (en) | 2018-11-16 | 2022-12-06 | Magic Leap, Inc. | Image size triggered clarification to maintain image sharpness |
US11567324B2 (en) | 2017-07-26 | 2023-01-31 | Magic Leap, Inc. | Exit pupil expander |
US11579441B2 (en) | 2018-07-02 | 2023-02-14 | Magic Leap, Inc. | Pixel intensity modulation using modifying gain values |
US11598651B2 (en) | 2018-07-24 | 2023-03-07 | Magic Leap, Inc. | Temperature dependent calibration of movement detection devices |
US11609645B2 (en) | 2018-08-03 | 2023-03-21 | Magic Leap, Inc. | Unfused pose-based drift correction of a fused pose of a totem in a user interaction system |
US11624929B2 (en) | 2018-07-24 | 2023-04-11 | Magic Leap, Inc. | Viewing device with dust seal integration |
US11630507B2 (en) | 2018-08-02 | 2023-04-18 | Magic Leap, Inc. | Viewing system with interpupillary distance compensation based on head motion |
US11737832B2 (en) | 2019-11-15 | 2023-08-29 | Magic Leap, Inc. | Viewing system for use in a surgical environment |
US11756335B2 (en) | 2015-02-26 | 2023-09-12 | Magic Leap, Inc. | Apparatus for a near-eye display |
US11762222B2 (en) | 2017-12-20 | 2023-09-19 | Magic Leap, Inc. | Insert for augmented reality viewing device |
US11762623B2 (en) | 2019-03-12 | 2023-09-19 | Magic Leap, Inc. | Registration of local content between first and second augmented reality viewers |
US11776509B2 (en) | 2018-03-15 | 2023-10-03 | Magic Leap, Inc. | Image correction due to deformation of components of a viewing device |
US11790554B2 (en) | 2016-12-29 | 2023-10-17 | Magic Leap, Inc. | Systems and methods for augmented reality |
US11856479B2 (en) | 2018-07-03 | 2023-12-26 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality along a route with markers |
US11874468B2 (en) | 2016-12-30 | 2024-01-16 | Magic Leap, Inc. | Polychromatic light out-coupling apparatus, near-eye displays comprising the same, and method of out-coupling polychromatic light |
US11885871B2 (en) | 2018-05-31 | 2024-01-30 | Magic Leap, Inc. | Radar head pose localization |
US11953653B2 (en) | 2017-12-10 | 2024-04-09 | Magic Leap, Inc. | Anti-reflective coatings on optical waveguides |
Families Citing this family (1362)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6158012A (en) * | 1989-10-30 | 2000-12-05 | Texas Instruments Incorporated | Real-time power conservation and thermal management for computers |
US5218704A (en) * | 1989-10-30 | 1993-06-08 | Texas Instruments | Real-time power conservation for portable computers |
US5396635A (en) * | 1990-06-01 | 1995-03-07 | Vadem Corporation | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
EP0872793B1 (en) | 1990-06-18 | 2006-11-08 | Seiko Epson Corporation | Flat display panel and driving device for display unit with power up delay time |
US5563624A (en) * | 1990-06-18 | 1996-10-08 | Seiko Epson Corporation | Flat display device and display body driving device |
US5617532A (en) * | 1990-10-18 | 1997-04-01 | Seiko Epson Corporation | Information processing apparatus and data back-up/restore system for the information processing apparatus |
JP3034362B2 (en) * | 1990-11-22 | 2000-04-17 | 株式会社日立製作所 | Peripheral controller and SCSI bus controller |
US5566340A (en) * | 1991-02-14 | 1996-10-15 | Dell Usa L.P. | Portable computer system with adaptive power control parameters |
JPH04333119A (en) * | 1991-05-09 | 1992-11-20 | Matsushita Electric Ind Co Ltd | Information processor |
US5551033A (en) * | 1991-05-17 | 1996-08-27 | Zenith Data Systems Corporation | Apparatus for maintaining one interrupt mask register in conformity with another in a manner invisible to an executing program |
US5652890A (en) * | 1991-05-17 | 1997-07-29 | Vantus Technologies, Inc. | Interrupt for a protected mode microprocessor which facilitates transparent entry to and exit from suspend mode |
US5832286A (en) * | 1991-12-04 | 1998-11-03 | Sharp Kabushiki Kaisha | Power control apparatus for digital electronic device |
US5546591A (en) * | 1991-12-20 | 1996-08-13 | Vlsi Technology, Inc. | Distributed power management system for battery operated personal computers |
US5410713A (en) * | 1992-01-02 | 1995-04-25 | Smith Corona/Acer | Power-management system for a computer |
US6343363B1 (en) * | 1994-09-22 | 2002-01-29 | National Semiconductor Corporation | Method of invoking a low power mode in a computer system using a halt instruction |
US5423045A (en) * | 1992-04-15 | 1995-06-06 | International Business Machines Corporation | System for distributed power management in portable computers |
JPH05297993A (en) * | 1992-04-16 | 1993-11-12 | Dia Semikon Syst Kk | Drive controller for microprocessor |
US5781784A (en) * | 1992-07-09 | 1998-07-14 | Zilog, Inc. | Dynamic power management of solid state memories |
US5389952A (en) * | 1992-12-02 | 1995-02-14 | Cordata Inc. | Low-power-consumption monitor standby system |
US5821924A (en) * | 1992-09-04 | 1998-10-13 | Elonex I.P. Holdings, Ltd. | Computer peripherals low-power-consumption standby system |
US20020091850A1 (en) | 1992-10-23 | 2002-07-11 | Cybex Corporation | System and method for remote monitoring and operation of personal computers |
US5867720A (en) * | 1992-12-14 | 1999-02-02 | Canon Kabushiki Kaisha | Printing apparatus and a method therefor, and information processing apparatus and a method therefor |
US5483656A (en) * | 1993-01-14 | 1996-01-09 | Apple Computer, Inc. | System for managing power consumption of devices coupled to a common bus |
EP0610677A3 (en) * | 1993-02-12 | 1995-08-02 | Ibm | Bimodal communications device driver. |
US5586332A (en) * | 1993-03-24 | 1996-12-17 | Intel Corporation | Power management for low power processors through the use of auto clock-throttling |
US5959596A (en) * | 1993-06-24 | 1999-09-28 | Nintendo Co., Ltd. | Airline-based video game and communications system |
US5581270A (en) * | 1993-06-24 | 1996-12-03 | Nintendo Of America, Inc. | Hotel-based video game and communication system |
US6147696A (en) * | 1993-06-24 | 2000-11-14 | Nintendo Co. Ltd. | Electronic entertainment and communication system |
US6762733B2 (en) | 1993-06-24 | 2004-07-13 | Nintendo Co. Ltd. | Electronic entertainment and communication system |
US6401158B1 (en) * | 1993-07-16 | 2002-06-04 | Compaq Computer Corporation | Apparatus for providing a CPU cluster via a disk I/O bus using a CPU brick which fits into a disk cavity |
KR950010897B1 (en) * | 1993-08-06 | 1995-09-25 | 삼성전자주식회사 | Power controller and method of generating power management signals for p.c |
US7216064B1 (en) | 1993-09-21 | 2007-05-08 | Intel Corporation | Method and apparatus for programmable thermal sensor for an integrated circuit |
JPH07129287A (en) * | 1993-11-01 | 1995-05-19 | Canon Inc | Computer device |
US6061803A (en) * | 1993-11-15 | 2000-05-09 | International Microcircuits, Inc. | Variable frequency clock for an electronic system and method therefor |
US5630147A (en) * | 1993-12-17 | 1997-05-13 | Intel Corporation | System management shadow port |
US5630008A (en) * | 1993-12-28 | 1997-05-13 | Mitsumi Electric Co., Ltd. | Control circuit for driving motor with reduced power consumption and disk unit having the control circuit |
US5918061A (en) * | 1993-12-29 | 1999-06-29 | Intel Corporation | Enhanced power managing unit (PMU) in a multiprocessor chip |
US5511203A (en) * | 1994-02-02 | 1996-04-23 | Advanced Micro Devices | Power management system distinguishing between primary and secondary system activity |
SG48805A1 (en) * | 1994-02-04 | 1998-05-18 | Intel Corp | Method and apparatus for control of power consumption in a computer system |
US5632038A (en) * | 1994-02-22 | 1997-05-20 | Dell Usa, L.P. | Secondary cache system for portable computer |
DE69516199T2 (en) * | 1994-02-23 | 2000-09-21 | Sun Microsystems Inc | Method and arrangement for power saving in a computer system using a power control pseudo device driver |
US5764995A (en) * | 1994-03-25 | 1998-06-09 | Packard Bell Nec | Write once read only registers |
US5493684A (en) * | 1994-04-06 | 1996-02-20 | Advanced Micro Devices | Power management architecture including a power management messaging bus for conveying an encoded activity signal for optimal flexibility |
US6021498A (en) * | 1994-04-06 | 2000-02-01 | Advanced Micro Devices, Inc. | Power management unit including a programmable index register for accessing configuration registers |
US5481733A (en) * | 1994-06-15 | 1996-01-02 | Panasonic Technologies, Inc. | Method for managing the power distributed to a disk drive in a laptop computer |
US7167993B1 (en) | 1994-06-20 | 2007-01-23 | Thomas C Douglass | Thermal and power management for computer systems |
US5752011A (en) | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
KR960012838B1 (en) * | 1994-06-20 | 1996-09-24 | 삼성전자 주식회사 | Controller for stop-clock and method therefor |
US5560023A (en) * | 1994-09-07 | 1996-09-24 | International Business Machines Corporation | Automatic backup system for advanced power management |
JP3224715B2 (en) * | 1994-09-07 | 2001-11-05 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Low power ring detection to wake computer system |
US5603038A (en) * | 1994-09-07 | 1997-02-11 | International Business Machines Corporation | Automatic restoration of user options after power loss |
US5630142A (en) * | 1994-09-07 | 1997-05-13 | International Business Machines Corporation | Multifunction power switch and feedback led for suspend systems |
US5754869A (en) * | 1994-10-04 | 1998-05-19 | Intel Corporation | Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers |
ATE205616T1 (en) * | 1994-10-19 | 2001-09-15 | Advanced Micro Devices Inc | INTEGRATED PROCESSOR SYSTEMS FOR PORTABLE INFORMATION DEVICES |
US5590342A (en) * | 1994-11-29 | 1996-12-31 | Intel Corporation | Method and apparatus for reducing power consumption in a computer system using virtual device drivers |
US6269449B1 (en) * | 1994-12-02 | 2001-07-31 | Dell Usa, L.P. | Capacitive wake-up mechanism for hand held data entry unit |
US5517650A (en) * | 1994-12-19 | 1996-05-14 | International Business Machines Corporation | Bridge for a power managed computer system with multiple buses and system arbitration |
US5870617A (en) * | 1994-12-22 | 1999-02-09 | Texas Instruments Incorporated | Systems, circuits and methods for mixed voltages and programmable voltage rails on integrated circuits |
DE69535577T2 (en) * | 1994-12-22 | 2008-03-06 | Intel Corp., Santa Clara | PERFORMANCE MANAGEMENT WITH CHARACTERISTIC PERFORMANCE CONSUMPTION OF A DEVICE |
US5771390A (en) * | 1995-01-05 | 1998-06-23 | Dell Usa, L.P. | System and method for cascading from a power managed suspend state to a suspend-to-disk state in a computer system |
US6192479B1 (en) * | 1995-01-19 | 2001-02-20 | Texas Instruments Incorporated | Data processing with progressive, adaptive, CPU-driven power management |
US5617572A (en) * | 1995-01-31 | 1997-04-01 | Dell Usa, L.P. | System for reducing power consumption in computers |
US5628029A (en) * | 1995-02-03 | 1997-05-06 | Vlsi Technology, Inc. | Apparatus for monitoring distributed I/O device by providing a monitor in each I/O device control for generating signals based upon the device status |
US5852737A (en) * | 1995-04-24 | 1998-12-22 | National Semiconductor Corporation | Method and apparatus for operating digital static CMOS components in a very low voltage mode during power-down |
US5630145A (en) * | 1995-05-05 | 1997-05-13 | United Microelectronics Corp. | Method and apparatus for reducing power consumption according to bus activity as determined by bus access times |
TW327707B (en) * | 1995-05-18 | 1998-03-01 | Motorola Inc | Method for producing power consumption in a portable electronic device with a liquid crystal display screen |
DE69606769T2 (en) | 1995-06-07 | 2000-11-16 | Seiko Epson Corp | COMPUTER SYSTEM WITH A VIDEO DISPLAY CONTROL UNIT WITH POWER-SAVING OPERATING MODES |
JP3213208B2 (en) * | 1995-06-22 | 2001-10-02 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Information processing apparatus and control method thereof |
US5696952A (en) * | 1995-08-03 | 1997-12-09 | Pontarelli; Mark C. | Dynamic speed switching software for power management |
US5721842A (en) * | 1995-08-25 | 1998-02-24 | Apex Pc Solutions, Inc. | Interconnection system for viewing and controlling remotely connected computers with on-screen video overlay for controlling of the interconnection switch |
US5666539A (en) * | 1995-09-20 | 1997-09-09 | Hewlett-Packard Company | Reducing I/O activity to allow a host based printing system to activate power management functions |
JP3547864B2 (en) * | 1995-10-20 | 2004-07-28 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Power saving device and method |
US5721935A (en) * | 1995-12-20 | 1998-02-24 | Compaq Computer Corporation | Apparatus and method for entering low power mode in a computer system |
US5692202A (en) * | 1995-12-29 | 1997-11-25 | Intel Corporation | System, apparatus, and method for managing power in a computer system |
US6678712B1 (en) | 1996-01-19 | 2004-01-13 | International Business Machines Corporation | Method and system for executing a program under one of a plurality of mutually exclusive operating environments |
KR100260380B1 (en) * | 1996-01-26 | 2000-07-01 | 윤종용 | System & method of controlling fan for micro processor chip |
US5754870A (en) * | 1996-02-16 | 1998-05-19 | New Media Corp. | Power management of a computer plug-in card having a remote data link |
US5758173A (en) * | 1996-03-05 | 1998-05-26 | Vlsi Technology, Inc. | Detection of hand location as an input for power controls in a computing system |
US5784628A (en) * | 1996-03-12 | 1998-07-21 | Microsoft Corporation | Method and system for controlling power consumption in a computer system |
US5983355A (en) * | 1996-05-20 | 1999-11-09 | National Semiconductor Corporation | Power conservation method and apparatus activated by detecting specific fixed interrupt signals indicative of system inactivity and excluding prefetched signals |
US5954819A (en) * | 1996-05-17 | 1999-09-21 | National Semiconductor Corporation | Power conservation method and apparatus activated by detecting programmable signals indicative of system inactivity and excluding prefetched signals |
US6691236B1 (en) * | 1996-06-03 | 2004-02-10 | Hewlett-Packard Development Company, L.P. | System for altering operation of a graphics subsystem during run-time to conserve power upon detecting a low power condition or lower battery charge exists |
US6000036A (en) * | 1996-07-17 | 1999-12-07 | International Business Machines Corp. | Logical steering to avoid hot spots on integrated circuits |
KR100225057B1 (en) * | 1996-07-23 | 1999-10-15 | 윤종용 | Control apparatus and method for power supply of monitor having audio system |
US7171461B2 (en) * | 1996-07-23 | 2007-01-30 | Server Technology, Inc. | Network remote power management outlet strip |
US6711613B1 (en) * | 1996-07-23 | 2004-03-23 | Server Technology, Inc. | Remote power control system |
US7043543B2 (en) * | 1996-07-23 | 2006-05-09 | Server Technology, Inc. | Vertical-mount electrical power distribution plugstrip |
US5881298A (en) * | 1996-09-05 | 1999-03-09 | Micron Technology, Inc. | Portable computer with selectively operable cooling unit |
US5953536A (en) * | 1996-09-30 | 1999-09-14 | Intel Corporation | Software-implemented tool for monitoring power management in a computer system |
JP3763903B2 (en) * | 1996-10-29 | 2006-04-05 | 株式会社日立製作所 | Information processing device |
US5949812A (en) * | 1996-12-12 | 1999-09-07 | Trimble Navigation Limited | Method and system for conserving battery reserves in a navigation receiver by slowing and/or stopping the system clock during low demand |
US6085325A (en) * | 1996-12-16 | 2000-07-04 | Intel Corporation | Method and apparatus for supporting power conservation operation modes |
US5949261A (en) | 1996-12-17 | 1999-09-07 | Cypress Semiconductor Corp. | Method and circuit for reducing power and/or current consumption |
US6018803A (en) * | 1996-12-17 | 2000-01-25 | Intel Corporation | Method and apparatus for detecting bus utilization in a computer system based on a number of bus events per sample period |
US5941989A (en) * | 1997-01-07 | 1999-08-24 | Micron Electronics, Inc. | Apparatus for indicating power-consumption status in a computer system |
US5996078A (en) * | 1997-01-17 | 1999-11-30 | Dell Usa, L.P. | Method and apparatus for preventing inadvertent power management time-outs |
KR100283572B1 (en) * | 1997-02-24 | 2001-03-02 | 윤종용 | How to Display DPMS on Display Device Using OSD |
US5919264A (en) * | 1997-03-03 | 1999-07-06 | Microsoft Corporation | System and method for using data structures to share a plurality of power resources among a plurality of devices |
JPH10254587A (en) * | 1997-03-14 | 1998-09-25 | Toshiba Corp | Computer system |
KR100247275B1 (en) * | 1997-04-18 | 2000-03-15 | 윤종용 | Computer system and its method having energy saving type screen saver |
US5923830A (en) * | 1997-05-07 | 1999-07-13 | General Dynamics Information Systems, Inc. | Non-interrupting power control for fault tolerant computer systems |
US6246397B1 (en) * | 1997-07-30 | 2001-06-12 | Gateway, Inc. | Screen saver computer program prohibition based on storage device activity |
US5978923A (en) * | 1997-08-07 | 1999-11-02 | Toshiba America Information Systems, Inc. | Method and apparatus for a computer power management function including selective sleep states |
JP3943665B2 (en) * | 1997-09-01 | 2007-07-11 | 株式会社東芝 | Sleep control method and event notification method |
DE69722790T2 (en) * | 1997-09-12 | 2004-05-06 | Em Microelectronic-Marin S.A. | Means to wake up a system operating in sleep mode |
US6138190A (en) * | 1997-09-16 | 2000-10-24 | Cirrus Logic, Inc. | Analog front end and digital signal processing device and method |
US6865734B2 (en) * | 1997-10-06 | 2005-03-08 | Sun Microsystems, Inc. | Method and apparatus for performing byte-code optimization during pauses |
US6678831B1 (en) * | 1997-12-11 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Managing power states in a computer system |
CA2318926A1 (en) * | 1998-01-22 | 1999-07-29 | Intelogis, Inc. | Method and apparatus for universal data exchange gateway |
DE19803663B4 (en) | 1998-01-30 | 2004-09-16 | Siemens Ag | Method for energy-saving operation of a control device |
JP3563256B2 (en) * | 1998-02-13 | 2004-09-08 | 富士通株式会社 | Remote control method for power saving function, information processing device, and storage medium |
US6260150B1 (en) * | 1998-03-10 | 2001-07-10 | Agere Systems Guardian Corp. | Foreground and background context controller setting processor to power saving mode when all contexts are inactive |
US6476800B2 (en) * | 1998-03-23 | 2002-11-05 | International Business Machines Corporation | Method and apparatus for adjusting video refresh rate in response to power mode changes in order to conserve power |
US6198995B1 (en) * | 1998-03-31 | 2001-03-06 | Lear Automotive Dearborn, Inc. | Sleep mode for vehicle monitoring system |
US6026139A (en) * | 1998-06-16 | 2000-02-15 | Intel Corporation | Method and apparatus for generating a frequency distribution representation using integrated counter-based instrumentation |
US6345363B1 (en) | 1998-06-23 | 2002-02-05 | National Semiconductor Corporation | Microprocessor core power reduction by not reloading existing operands |
KR100481847B1 (en) * | 1998-07-14 | 2005-06-08 | 삼성전자주식회사 | Computer system having power management function |
US6212641B1 (en) * | 1998-07-23 | 2001-04-03 | Inside Out Networks | Method and apparatus for improving power characteristics in a system having a reduced power mode |
KR100316647B1 (en) | 1998-07-30 | 2002-01-15 | 윤종용 | Power control method and apparatus therefor in computer system using wake on LAN signal |
US6021506A (en) * | 1998-07-31 | 2000-02-01 | Intel Corporation | Method and apparatus for stopping a bus clock while there are no activities on a bus |
US6460125B2 (en) * | 1998-08-07 | 2002-10-01 | Ati Technologies, Inc. | Dynamic memory clock control system and method |
KR100337604B1 (en) | 1998-09-04 | 2002-09-26 | 삼성전자 주식회사 | Computer system having display device for displaying system state information and control method thereof |
US6209088B1 (en) | 1998-09-21 | 2001-03-27 | Microsoft Corporation | Computer hibernation implemented by a computer operating system |
US6212645B1 (en) * | 1998-10-09 | 2001-04-03 | Mediaq Inc. | Programmable and flexible power management unit |
US6088806A (en) * | 1998-10-20 | 2000-07-11 | Seiko Epson Corporation | Apparatus and method with improved power-down mode |
US6332200B1 (en) | 1998-10-29 | 2001-12-18 | International Business Machines Corporation | Capturing and identifying a complete and consistent set of checkpoint files |
US6038673A (en) * | 1998-11-03 | 2000-03-14 | Intel Corporation | Computer system with power management scheme for DRAM devices |
US6473827B2 (en) * | 1998-12-22 | 2002-10-29 | Ncr Corporation | Distributed multi-fabric interconnect |
US6560713B1 (en) * | 1998-12-31 | 2003-05-06 | Intel Corporation | Computer power management system using auxiliary power supply during sleep state to provide power to all devices if sufficient and reducing load if not sufficient |
KR20000051940A (en) * | 1999-01-28 | 2000-08-16 | 김형벽 | Control system simulator device of parallel driving in a generator |
US6657634B1 (en) | 1999-02-25 | 2003-12-02 | Ati International Srl | Dynamic graphics and/or video memory power reducing circuit and method |
JP4325817B2 (en) * | 1999-04-05 | 2009-09-02 | 株式会社日立製作所 | Disk array device |
JP2000305670A (en) * | 1999-04-19 | 2000-11-02 | Toshiba Corp | Device and method for controlling electric power saving and information processor |
US6535905B1 (en) | 1999-04-29 | 2003-03-18 | Intel Corporation | Method and apparatus for thread switching within a multithreaded processor |
US6711691B1 (en) | 1999-05-13 | 2004-03-23 | Apple Computer, Inc. | Power management for computer systems |
EP1099209A1 (en) * | 1999-05-21 | 2001-05-16 | Koninklijke Philips Electronics N.V. | Power management in a monitor |
US6473078B1 (en) * | 1999-05-26 | 2002-10-29 | Nokia Display Products Oy | Method and device for power consumption management of an integrated display unit |
US6330639B1 (en) * | 1999-06-29 | 2001-12-11 | Intel Corporation | Method and apparatus for dynamically changing the sizes of pools that control the power consumption levels of memory devices |
US6542921B1 (en) | 1999-07-08 | 2003-04-01 | Intel Corporation | Method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor |
WO2001015161A1 (en) | 1999-08-25 | 2001-03-01 | Seagate Technology Llc | Intelligent power management of disc drives |
KR100626359B1 (en) | 1999-09-10 | 2006-09-20 | 삼성전자주식회사 | Method for power management of computer system |
US6624816B1 (en) * | 1999-09-10 | 2003-09-23 | Intel Corporation | Method and apparatus for scalable image processing |
FR2798755B1 (en) * | 1999-09-16 | 2001-11-02 | Bull Sa | ADMINISTRATION SYSTEM FOR MULTIMODULAR MULTIPROCESSOR MACHINES |
EP1085396A1 (en) * | 1999-09-17 | 2001-03-21 | Hewlett-Packard Company | Operation of trusted state in computing platform |
JP3374803B2 (en) * | 1999-09-28 | 2003-02-10 | 日本電気株式会社 | Wireless equipment |
US6675303B1 (en) * | 1999-09-29 | 2004-01-06 | 2Micro International Limited | PC card controller with advanced power management reset capabilities |
AU7606800A (en) * | 1999-09-29 | 2001-04-30 | O2 Micro International Limited | Pc card controller with advanced power management reset capabilities |
US6925052B1 (en) * | 1999-10-01 | 2005-08-02 | Agilent Technologies, Inc. | Multi-channel network monitoring apparatus, signal replicating device, and systems including such apparatus and devices, and enclosure for multi-processor equipment |
KR100603926B1 (en) | 1999-10-25 | 2006-07-24 | 삼성전자주식회사 | Power supply control circuit for computer system having a plurality of power management states and control method of the same |
FI112427B (en) * | 1999-11-05 | 2003-11-28 | Nokia Corp | A method for determining the capabilities of a wireless terminal in a multimedia messaging service, a multimedia messaging service, and a multimedia terminal |
US6889319B1 (en) | 1999-12-09 | 2005-05-03 | Intel Corporation | Method and apparatus for entering and exiting multiple threads within a multithreaded processor |
US6496925B1 (en) | 1999-12-09 | 2002-12-17 | Intel Corporation | Method and apparatus for processing an event occurrence within a multithreaded processor |
US6357016B1 (en) * | 1999-12-09 | 2002-03-12 | Intel Corporation | Method and apparatus for disabling a clock signal within a multithreaded processor |
US6587950B1 (en) * | 1999-12-16 | 2003-07-01 | Intel Corporation | Cluster power management technique |
US6665805B1 (en) * | 1999-12-27 | 2003-12-16 | Intel Corporation | Method and apparatus for real time monitoring of user presence to prolong a portable computer battery operation time |
US7051329B1 (en) | 1999-12-28 | 2006-05-23 | Intel Corporation | Method and apparatus for managing resources in a multithreaded processor |
US6499102B1 (en) * | 1999-12-29 | 2002-12-24 | Intel Corporation | Method of dynamically changing the lowest sleeping state in ACPI |
US7100061B2 (en) | 2000-01-18 | 2006-08-29 | Transmeta Corporation | Adaptive power control |
US6665802B1 (en) * | 2000-02-29 | 2003-12-16 | Infineon Technologies North America Corp. | Power management and control for a microcontroller |
JP2001256067A (en) * | 2000-03-08 | 2001-09-21 | Mitsubishi Electric Corp | Power saving control method for processor, storage medium and power saving controller for processor |
US6684341B1 (en) | 2000-03-09 | 2004-01-27 | International Business Machines Corporation | Method of altering the appearance of an icon of a program to provide an indication to a user that a power management is associated with the particular program |
US7627694B2 (en) * | 2000-03-16 | 2009-12-01 | Silicon Graphics, Inc. | Maintaining process group membership for node clusters in high availability computing systems |
US20020198996A1 (en) * | 2000-03-16 | 2002-12-26 | Padmanabhan Sreenivasan | Flexible failover policies in high availability computing systems |
US6848055B1 (en) * | 2000-03-23 | 2005-01-25 | Intel Corporation | Integrated circuit having various operational modes and a method therefor |
US7856633B1 (en) | 2000-03-24 | 2010-12-21 | Intel Corporation | LRU cache replacement for a partitioned set associative cache |
US6542958B1 (en) * | 2000-05-10 | 2003-04-01 | Elan Research | Software control of DRAM refresh to reduce power consumption in a data processing system |
KR100361340B1 (en) * | 2000-05-15 | 2002-12-05 | 엘지전자 주식회사 | Controlling method for cpu clock |
JP2002055830A (en) * | 2000-05-29 | 2002-02-20 | Seiko Epson Corp | Interruption signal generation device and its method |
US7849463B2 (en) | 2000-06-02 | 2010-12-07 | Microsoft Corporation | Dynamically variable idle time thread scheduling |
US7137117B2 (en) * | 2000-06-02 | 2006-11-14 | Microsoft Corporation | Dynamically variable idle time thread scheduling |
JP2001350739A (en) * | 2000-06-07 | 2001-12-21 | Mitsubishi Electric Corp | Microcomputer |
US6968469B1 (en) | 2000-06-16 | 2005-11-22 | Transmeta Corporation | System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored |
US6978335B2 (en) * | 2000-06-30 | 2005-12-20 | 02Micro International Limited | Smart card virtual hub |
EP1176496A1 (en) * | 2000-07-24 | 2002-01-30 | Hewlett-Packard Company, A Delaware Corporation | Voltage regulation in an integrated circuit |
FI112307B (en) | 2000-08-02 | 2003-11-14 | Nokia Corp | communication Server |
KR100613201B1 (en) * | 2000-08-28 | 2006-08-18 | 마이크로코넥트 엘엘씨 | Measuring method for cpu usage |
DE10141626B4 (en) * | 2000-09-06 | 2007-08-09 | International Business Machines Corp. | Dynamic equalization of performance and power consumption |
US6884171B2 (en) * | 2000-09-18 | 2005-04-26 | Nintendo Co., Ltd. | Video game distribution network |
US6625737B1 (en) * | 2000-09-20 | 2003-09-23 | Mips Technologies Inc. | System for prediction and control of power consumption in digital system |
US7620832B2 (en) * | 2000-09-20 | 2009-11-17 | Mips Technologies, Inc. | Method and apparatus for masking a microprocessor execution signature |
US6608476B1 (en) * | 2000-09-26 | 2003-08-19 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
US20070245165A1 (en) * | 2000-09-27 | 2007-10-18 | Amphus, Inc. | System and method for activity or event based dynamic energy conserving server reconfiguration |
US7822967B2 (en) * | 2000-09-27 | 2010-10-26 | Huron Ip Llc | Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices |
US7058826B2 (en) * | 2000-09-27 | 2006-06-06 | Amphus, Inc. | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment |
US7228441B2 (en) * | 2000-09-27 | 2007-06-05 | Huron Ip Llc | Multi-server and multi-CPU power management system and method |
ATE360328T1 (en) * | 2000-10-13 | 2007-05-15 | Alcatel Lucent | MODULAR AND EXPANDABLE TELECOMMUNICATIONS SYSTEM |
US7260731B1 (en) | 2000-10-23 | 2007-08-21 | Transmeta Corporation | Saving power when in or transitioning to a static mode of a processor |
US7606898B1 (en) | 2000-10-24 | 2009-10-20 | Microsoft Corporation | System and method for distributed management of shared computers |
US7000249B2 (en) * | 2001-05-18 | 2006-02-14 | 02Micro | Pre-boot authentication system |
US6459602B1 (en) | 2000-10-26 | 2002-10-01 | O2 Micro International Limited | DC-to-DC converter with improved transient response |
US7797729B2 (en) * | 2000-10-26 | 2010-09-14 | O2Micro International Ltd. | Pre-boot authentication system |
US6687838B2 (en) * | 2000-12-07 | 2004-02-03 | Intel Corporation | Low-power processor hint, such as from a PAUSE instruction |
US20020154243A1 (en) * | 2000-12-19 | 2002-10-24 | Fife Keith Glen | Compact digital camera system |
US7725748B1 (en) | 2000-12-29 | 2010-05-25 | Intel Corporation | Low power subsystem for portable computers |
US7596709B2 (en) * | 2000-12-30 | 2009-09-29 | Intel Corporation | CPU power management based on utilization with lowest performance mode at the mid-utilization range |
US6829713B2 (en) * | 2000-12-30 | 2004-12-07 | Intel Corporation | CPU power management based on utilization with lowest performance mode at the mid-utilization range |
US7624265B1 (en) * | 2001-02-14 | 2009-11-24 | Emc Corporation | Methods and apparatus for establishing communications with a data storage system |
AUPR340401A0 (en) * | 2001-02-27 | 2001-03-22 | E R & D Pty Ltd | Method and system for controlling electronic content display |
US6895520B1 (en) | 2001-03-02 | 2005-05-17 | Advanced Micro Devices, Inc. | Performance and power optimization via block oriented performance measurement and control |
US7017060B2 (en) * | 2001-03-19 | 2006-03-21 | Intel Corporation | Power management system that changes processor level if processor utilization crosses threshold over a period that is different for switching up or down |
US6967283B2 (en) | 2001-03-20 | 2005-11-22 | American Power Conversion Corporation | Adjustable scalable rack power system and method |
US7718889B2 (en) * | 2001-03-20 | 2010-05-18 | American Power Conversion Corporation | Adjustable scalable rack power system and method |
US6992247B2 (en) * | 2002-01-02 | 2006-01-31 | American Power Conversion Corporation | Toolless mounting system and method for an adjustable scalable rack power system |
US20020138778A1 (en) * | 2001-03-22 | 2002-09-26 | Cole James R. | Controlling CPU core voltage to reduce power consumption |
US7516334B2 (en) * | 2001-03-22 | 2009-04-07 | Sony Computer Entertainment Inc. | Power management for processing modules |
US7313596B2 (en) * | 2001-04-09 | 2007-12-25 | Nippon Telegraph & Telephone Corporation | Multicast data communication method, multicast data communication system, repeater, repeating method, and medium for storing repeating programs |
US7254721B1 (en) * | 2001-05-01 | 2007-08-07 | Advanced Micro Devices, Inc. | System and method for controlling an intergrated circuit to enter a predetermined performance state by skipping all intermediate states based on the determined utilization of the intergrated circuit |
US7188261B1 (en) * | 2001-05-01 | 2007-03-06 | Advanced Micro Devices, Inc. | Processor operational range indicator |
US7013462B2 (en) * | 2001-05-10 | 2006-03-14 | Hewlett-Packard Development Company, L.P. | Method to map an inventory management system to a configuration management system |
US20060248360A1 (en) * | 2001-05-18 | 2006-11-02 | Fung Henry T | Multi-server and multi-CPU power management system and method |
US7020707B2 (en) | 2001-05-30 | 2006-03-28 | Tekelec | Scalable, reliable session initiation protocol (SIP) signaling routing node |
TW578043B (en) * | 2001-06-18 | 2004-03-01 | Oqo Inc | Modular computing system |
US8234156B2 (en) * | 2001-06-28 | 2012-07-31 | Jpmorgan Chase Bank, N.A. | System and method for characterizing and selecting technology transition options |
US20030005358A1 (en) * | 2001-06-29 | 2003-01-02 | International Business Machines Corporation | Decentralized, self-regulating system for automatically discovering optimal configurations in a failure-rich environment |
US6654241B2 (en) * | 2001-06-29 | 2003-11-25 | Intel Corporation | High availability small foot-print server |
US20030013414A1 (en) * | 2001-07-13 | 2003-01-16 | Huang Yishao Max | Radio system for providing wireless connectivity between digital devices |
US20040001433A1 (en) * | 2001-07-18 | 2004-01-01 | Gram Charles Andrew | Interactive control of network devices |
US7143300B2 (en) * | 2001-07-25 | 2006-11-28 | Hewlett-Packard Development Company, L.P. | Automated power management system for a network of computers |
JP2003110948A (en) * | 2001-07-27 | 2003-04-11 | Sanyo Electric Co Ltd | Imaging apparatus |
JP4222772B2 (en) * | 2001-08-01 | 2009-02-12 | 三洋電機株式会社 | Image signal processing device |
JP2003116070A (en) * | 2001-08-01 | 2003-04-18 | Sanyo Electric Co Ltd | Picture signal processing device |
JP4248192B2 (en) * | 2001-08-01 | 2009-04-02 | 三洋電機株式会社 | Image signal processing device |
JP2003116069A (en) * | 2001-08-01 | 2003-04-18 | Sanyo Electric Co Ltd | Picture signal processing device |
US7245632B2 (en) * | 2001-08-10 | 2007-07-17 | Sun Microsystems, Inc. | External storage for modular computer systems |
US20030030326A1 (en) * | 2001-08-10 | 2003-02-13 | Shakti Systems, Inc. | Distributed power and supply architecture |
AU2002324688A1 (en) | 2001-08-10 | 2003-02-24 | Shakti Systems, Inc. | Logic state transition sensor circuit |
KR20030017721A (en) * | 2001-08-22 | 2003-03-04 | 삼성전자주식회사 | Display system and control method thereof |
US20030055514A1 (en) * | 2001-09-17 | 2003-03-20 | Antonio Mugica | Method to build a control system based on control cells |
US20030055969A1 (en) * | 2001-09-17 | 2003-03-20 | International Business Machines Corporation | System and method for performing power management on a distributed system |
US20030056123A1 (en) * | 2001-09-19 | 2003-03-20 | Hsieh Kuang Hsun | Power management method for hand-held information processing apparatus |
US7337333B2 (en) * | 2001-09-19 | 2008-02-26 | Dell Products L.P. | System and method for strategic power supply sequencing in a computer system with multiple processing resources and multiple power supplies |
US20030061431A1 (en) * | 2001-09-21 | 2003-03-27 | Intel Corporation | Multiple channel interface for communications between devices |
US20030061523A1 (en) * | 2001-09-25 | 2003-03-27 | Stanley Randy P. | Method and apparatus to provide a user priority mode |
US20030065497A1 (en) * | 2001-09-28 | 2003-04-03 | Rhoads Monte J. | Power management system to select a power state for a network computer system based on load |
US7111178B2 (en) * | 2001-09-28 | 2006-09-19 | Intel Corporation | Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system |
GB0123421D0 (en) * | 2001-09-28 | 2001-11-21 | Memquest Ltd | Power management system |
US6832327B1 (en) | 2001-10-02 | 2004-12-14 | Advanced Micro Devices, Inc. | Apparatus and method for providing an external clock from a circuit in sleep mode in a processor-based system |
US7111179B1 (en) | 2001-10-11 | 2006-09-19 | In-Hand Electronics, Inc. | Method and apparatus for optimizing performance and battery life of electronic devices based on system and application parameters |
US20030074590A1 (en) * | 2001-10-12 | 2003-04-17 | Fogle Steven L. | Computer system with improved entry into powersave and lock modes and method of use therefor |
US6931606B1 (en) | 2001-10-15 | 2005-08-16 | Lsi Logic Corporation | Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs |
WO2003041249A1 (en) * | 2001-11-05 | 2003-05-15 | Shakti Systems, Inc. | Dc-dc converter with resonant gate drive |
US6791298B2 (en) * | 2001-11-05 | 2004-09-14 | Shakti Systems, Inc. | Monolithic battery charging device |
US7512931B2 (en) * | 2001-11-13 | 2009-03-31 | National Instruments Corporation | Graphical program nodes for implementing a measurement state model |
US7149796B2 (en) * | 2001-12-12 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | Independent server diagnostic port |
US7831278B2 (en) * | 2001-12-18 | 2010-11-09 | Intel Corporation | Method and device for communicating data with a personal wireless storage device |
US20030115038A1 (en) * | 2001-12-18 | 2003-06-19 | Roy Want | Method and device for emulating electronic apparatus |
US20030115415A1 (en) * | 2001-12-18 | 2003-06-19 | Roy Want | Portable memory device |
US7202783B2 (en) * | 2001-12-18 | 2007-04-10 | Intel Corporation | Method and system for identifying when a first device is within a physical range of a second device |
US6966005B2 (en) * | 2001-12-26 | 2005-11-15 | International Business Machines Corporation | Energy caching for a computer |
US6925573B2 (en) * | 2002-01-02 | 2005-08-02 | Intel Corporation | Method and apparatus to manage use of system power within a given specification |
US6791209B2 (en) * | 2002-01-02 | 2004-09-14 | Intel Corporation | Power and control for power supply fans |
US7114086B2 (en) * | 2002-01-04 | 2006-09-26 | Ati Technologies, Inc. | System for reduced power consumption by monitoring instruction buffer and method thereof |
JP4386732B2 (en) | 2002-01-08 | 2009-12-16 | セブン ネットワークス, インコーポレイテッド | Mobile network connection architecture |
JP2003208413A (en) * | 2002-01-17 | 2003-07-25 | Fujitsu Ltd | Computer system for centralized management of property information |
US20030135676A1 (en) * | 2002-01-17 | 2003-07-17 | Koninklijke Philips Electronics N.V. | Low-power bus interface |
JP3670611B2 (en) * | 2002-01-21 | 2005-07-13 | 株式会社東芝 | Electronics |
US6976182B1 (en) * | 2002-02-01 | 2005-12-13 | Advanced Micro Devices, Inc. | Apparatus and method for decreasing power consumption in an integrated circuit |
US7088711B2 (en) * | 2002-02-05 | 2006-08-08 | Forcelo Networks, Inc. | High-speed router backplane |
US6892275B2 (en) * | 2002-02-05 | 2005-05-10 | Quantum Corporation | Storage system utilizing an active subset of drives during data storage and retrieval operations |
US7343535B2 (en) * | 2002-02-06 | 2008-03-11 | Avago Technologies General Ip Dte Ltd | Embedded testing capability for integrated serializer/deserializers |
WO2003071408A1 (en) * | 2002-02-19 | 2003-08-28 | Peter Kouropoulos | Personal computer failsafe protection device |
US6913196B2 (en) * | 2002-02-20 | 2005-07-05 | O2Micro International Limited | Dual mode controller for ISO7816 and USB enabled smart cards |
US20030163746A1 (en) * | 2002-02-22 | 2003-08-28 | Yi-Chung Lee | Power-saving method for an optical disc drive |
US7349995B2 (en) * | 2002-03-07 | 2008-03-25 | Intel Corporation | Computing device with scalable logic block to respond to data transfer requests |
US6996441B1 (en) * | 2002-03-11 | 2006-02-07 | Advanced Micro Devices, Inc. | Forward-looking fan control using system operation information |
JP2003271572A (en) * | 2002-03-14 | 2003-09-26 | Fuji Photo Film Co Ltd | Processing distribution control device, distributed processing system, processing distribution control program and processing distribution control method |
US7392421B1 (en) * | 2002-03-18 | 2008-06-24 | Symantec Operating Corporation | Framework for managing clustering and replication |
US20050102668A1 (en) * | 2002-03-18 | 2005-05-12 | Siemens Aktiengesellschaft | Method and device for representing the dependencies of components of a technical installation |
JP2003281008A (en) * | 2002-03-26 | 2003-10-03 | Toshiba Corp | Device, method and program for distributing server computer load, and server computer system |
KR100431349B1 (en) * | 2002-03-27 | 2004-05-12 | 삼성전자주식회사 | networking computer and power controlling method for IDE disk therefor |
FI115562B (en) * | 2002-03-27 | 2005-05-31 | Nokia Corp | Method and system for determining power consumption in connection with electronic device and electronic device |
EP1351117A1 (en) * | 2002-04-03 | 2003-10-08 | Hewlett-Packard Company | Data processing system and method |
US7337433B2 (en) * | 2002-04-04 | 2008-02-26 | Texas Instruments Incorporated | System and method for power profiling of tasks |
US7290246B2 (en) * | 2002-04-04 | 2007-10-30 | Texas Instruments Incorporated | Power profiling system and method for correlating runtime information |
US7302492B1 (en) * | 2002-04-09 | 2007-11-27 | Cisco Technology, Inc. | Method and apparatus for matching web service in applications using a data object exchange protocol |
JP4196579B2 (en) * | 2002-04-10 | 2008-12-17 | 株式会社日立製作所 | Storage operation management method and system |
US7197654B2 (en) * | 2002-04-11 | 2007-03-27 | International Business Machines Corporation | Method and apparatus for managing low power processor states |
US20030193777A1 (en) * | 2002-04-16 | 2003-10-16 | Friedrich Richard J. | Data center energy management system |
US7133028B2 (en) * | 2002-04-23 | 2006-11-07 | Gateway Inc. | Drive activity sampling and notification |
US7668044B2 (en) * | 2002-04-24 | 2010-02-23 | Ascend Geo, Llc | Data offload and charging systems and methods |
US20060009911A1 (en) * | 2002-04-24 | 2006-01-12 | Ascend Geo, Llc | Methods and systems for acquiring and processing seismic data |
US7028195B2 (en) * | 2002-04-30 | 2006-04-11 | Dell Products L.P. | Modular server system |
US6957211B1 (en) * | 2002-05-06 | 2005-10-18 | Oracle International Corporation | Query optimizer cost model |
US7398321B2 (en) * | 2002-05-14 | 2008-07-08 | The Research Foundation Of Suny | Segment protection scheme for a network |
US7269752B2 (en) * | 2002-06-04 | 2007-09-11 | Lucent Technologies Inc. | Dynamically controlling power consumption within a network node |
US7086058B2 (en) * | 2002-06-06 | 2006-08-01 | International Business Machines Corporation | Method and apparatus to eliminate processor core hot spots |
GB2389479B (en) * | 2002-06-07 | 2005-12-28 | Hewlett Packard Co | Method of serving out video over a network of video servers |
US6927555B2 (en) * | 2002-06-13 | 2005-08-09 | Motorola, Inc. | Sleep mode batteries in electronics devices and methods therefor |
JP4312424B2 (en) * | 2002-06-14 | 2009-08-12 | 株式会社日立製作所 | Disk array device |
US8024735B2 (en) * | 2002-06-14 | 2011-09-20 | Intel Corporation | Method and apparatus for ensuring fairness and forward progress when executing multiple threads of execution |
US7020706B2 (en) * | 2002-06-17 | 2006-03-28 | Bmc Software, Inc. | Method and system for automatically updating multiple servers |
JP2004021574A (en) * | 2002-06-17 | 2004-01-22 | Hitachi Ltd | Semiconductor device |
US20060129721A1 (en) * | 2002-06-18 | 2006-06-15 | Betts-Lacroix Jonathan | Modular computing system |
US20030231168A1 (en) * | 2002-06-18 | 2003-12-18 | Jory Bell | Component for use as a portable computing device and pointing device in a modular computing system |
US7089438B2 (en) * | 2002-06-25 | 2006-08-08 | Micron Technology, Inc. | Circuit, system and method for selectively turning off internal clock drivers |
US20040006587A1 (en) * | 2002-07-02 | 2004-01-08 | Dell Products L.P. | Information handling system and method for clustering with internal cross coupled storage |
TW571240B (en) * | 2002-07-10 | 2004-01-11 | Akom Technology Inc | Display method for debugging code of BISO |
US7136798B2 (en) * | 2002-07-19 | 2006-11-14 | International Business Machines Corporation | Method and apparatus to manage multi-computer demand |
US7454529B2 (en) * | 2002-08-02 | 2008-11-18 | Netapp, Inc. | Protectable data storage system and a method of protecting and/or managing a data storage system |
US7548971B2 (en) * | 2002-08-12 | 2009-06-16 | Hewlett-Packard Development Company, L.P. | System and method for managing the operating frequency of blades in a bladed-system |
US7076671B2 (en) * | 2002-08-12 | 2006-07-11 | Hewlett-Packard Development Company, L.P. | Managing an operating frequency of processors in a multi-processor computer system |
US7185214B2 (en) * | 2002-08-12 | 2007-02-27 | Hewlett-Packard Development Company, L.P. | System and method for load dependent frequency and performance modulation in bladed systems |
US7124315B2 (en) * | 2002-08-12 | 2006-10-17 | Hewlett-Packard Development Company, L.P. | Blade system for using multiple frequency synthesizers to control multiple processor clocks operating at different frequencies based upon user input |
US20040047344A1 (en) * | 2002-08-15 | 2004-03-11 | Chan Kevin Hsunko | Method and system for an "Always-on" internet device |
US7882081B2 (en) | 2002-08-30 | 2011-02-01 | Netapp, Inc. | Optimized disk repository for the storage and retrieval of mostly sequential data |
US7035972B2 (en) * | 2002-09-03 | 2006-04-25 | Copan Systems, Inc. | Method and apparatus for power-efficient high-capacity scalable storage system |
US7210004B2 (en) * | 2003-06-26 | 2007-04-24 | Copan Systems | Method and system for background processing of data in a storage system |
US7210005B2 (en) * | 2002-09-03 | 2007-04-24 | Copan Systems, Inc. | Method and apparatus for power-efficient high-capacity scalable storage system |
US7634675B2 (en) * | 2002-09-05 | 2009-12-15 | Gateway, Inc. | Monitor power management |
US20040054936A1 (en) * | 2002-09-12 | 2004-03-18 | Dwyer Thomas J. | Method and apparatus for setting core voltage for a central processing unit |
US7020758B2 (en) * | 2002-09-18 | 2006-03-28 | Ortera Inc. | Context sensitive storage management |
US7076606B2 (en) * | 2002-09-20 | 2006-07-11 | Quantum Corporation | Accelerated RAID with rewind capability |
US6968466B2 (en) * | 2002-09-26 | 2005-11-22 | Dell Products L.P. | Remote method for controlling power on an information handling system |
US20040064580A1 (en) * | 2002-09-30 | 2004-04-01 | Lee Booi Lim | Thread efficiency for a multi-threaded network processor |
US7814350B2 (en) * | 2002-10-03 | 2010-10-12 | Via Technologies, Inc. | Microprocessor with improved thermal monitoring and protection mechanism |
US20050044429A1 (en) * | 2003-08-22 | 2005-02-24 | Ip-First Llc | Resource utilization mechanism for microprocessor power management |
US7770042B2 (en) * | 2002-10-03 | 2010-08-03 | Via Technologies, Inc. | Microprocessor with improved performance during P-state transitions |
US7698583B2 (en) * | 2002-10-03 | 2010-04-13 | Via Technologies, Inc. | Microprocessor capable of dynamically reducing its power consumption in response to varying operating temperature |
US7774627B2 (en) * | 2002-10-03 | 2010-08-10 | Via Technologies, Inc. | Microprocessor capable of dynamically increasing its performance in response to varying operating temperature |
US7227652B2 (en) * | 2002-10-17 | 2007-06-05 | Lexmark International, Inc. | Switching power supply, method of operation and device-and-power-supply assembly |
US7340650B2 (en) * | 2002-10-30 | 2008-03-04 | Jp Morgan Chase & Co. | Method to measure stored procedure execution statistics |
US7131015B2 (en) * | 2002-11-12 | 2006-10-31 | Arm Limited | Performance level selection in a data processing system using a plurality of performance request calculating algorithms |
US7882369B1 (en) * | 2002-11-14 | 2011-02-01 | Nvidia Corporation | Processor performance adjustment system and method |
US7870241B2 (en) * | 2002-11-27 | 2011-01-11 | International Business Machines Corporation | Automated power control policies based on application-specific redundancy characteristics |
US8024172B2 (en) | 2002-12-09 | 2011-09-20 | Netapp, Inc. | Method and system for emulating tape libraries |
US7567993B2 (en) | 2002-12-09 | 2009-07-28 | Netapp, Inc. | Method and system for creating and using removable disk based copies of backup data |
US8086884B2 (en) * | 2002-12-16 | 2011-12-27 | Hewlett-Packard Development Company, L.P. | System and method for implementing an integrated circuit having dynamically variable power limit |
US6885974B2 (en) * | 2003-01-31 | 2005-04-26 | Microsoft Corporation | Dynamic power control apparatus, systems and methods |
US7401156B2 (en) * | 2003-02-03 | 2008-07-15 | Jp Morgan Chase Bank | Method using control interface to suspend software network environment running on network devices for loading and executing another software network environment |
EP1593072A2 (en) * | 2003-02-07 | 2005-11-09 | Power Measurement Ltd | A method and system for calculating and distributing utility costs |
TWI261198B (en) * | 2003-02-20 | 2006-09-01 | Samsung Electronics Co Ltd | Simultaneous multi-threading processor circuits and computer program products configured to operate at different performance levels based on a number of operating threads and methods of operating |
US7152170B2 (en) * | 2003-02-20 | 2006-12-19 | Samsung Electronics Co., Ltd. | Simultaneous multi-threading processor circuits and computer program products configured to operate at different performance levels based on a number of operating threads and methods of operating |
US7484087B2 (en) | 2003-02-24 | 2009-01-27 | Jp Morgan Chase Bank | Systems, methods, and software for preventing redundant processing of transmissions sent to a remote host computer |
US7263627B2 (en) * | 2003-08-15 | 2007-08-28 | Broadcom Corporation | System and method having strapping with override functions |
US20040215742A1 (en) * | 2003-03-04 | 2004-10-28 | Soronti, Inc. | Image perfection for virtual presence architecture (VPA) |
US7489362B2 (en) | 2003-03-04 | 2009-02-10 | Broadcom Corporation | Television functionality on a chip |
US20040221009A1 (en) * | 2003-03-04 | 2004-11-04 | Soronti, Inc. | Keyboard-video-mouse (KVM) loop back configuration for virtual presence architecture (VPA) |
US7890543B2 (en) | 2003-03-06 | 2011-02-15 | Microsoft Corporation | Architecture for distributed computing system and automated design, deployment, and management of distributed applications |
US7689676B2 (en) | 2003-03-06 | 2010-03-30 | Microsoft Corporation | Model-based policy application |
US8122106B2 (en) | 2003-03-06 | 2012-02-21 | Microsoft Corporation | Integrating design, deployment, and management phases for systems |
US7765501B2 (en) * | 2003-03-06 | 2010-07-27 | Microsoft Corporation | Settings and constraints validation to enable design for operations |
US7054965B2 (en) * | 2003-03-18 | 2006-05-30 | Oqo Incorporated | Component for use as a portable computing device and pointing device |
US7035954B1 (en) * | 2003-04-03 | 2006-04-25 | Advanced Micro Devices, Inc. | Automatic bus speed and mode balancing after hot-plug events on hot-plug driver |
US7013400B2 (en) * | 2003-04-24 | 2006-03-14 | International Business Machines Corporation | Method for managing power in a simultaneous multithread processor by loading instructions into pipeline circuit during select times based on clock signal frequency and selected power mode |
US6990545B2 (en) * | 2003-04-28 | 2006-01-24 | International Business Machines Corporation | Non-disruptive, dynamic hot-plug and hot-remove of server nodes in an SMP |
US7240223B2 (en) * | 2003-05-07 | 2007-07-03 | Apple Inc. | Method and apparatus for dynamic power management in a processor system |
JP4033066B2 (en) * | 2003-05-07 | 2008-01-16 | ソニー株式会社 | Frequency control apparatus, information processing apparatus, frequency control method, and program |
US9060770B2 (en) | 2003-05-20 | 2015-06-23 | Ethicon Endo-Surgery, Inc. | Robotically-driven surgical instrument with E-beam driver |
US20070084897A1 (en) | 2003-05-20 | 2007-04-19 | Shelton Frederick E Iv | Articulating surgical stapling instrument incorporating a two-piece e-beam firing mechanism |
US7434097B2 (en) * | 2003-06-05 | 2008-10-07 | Copan System, Inc. | Method and apparatus for efficient fault-tolerant disk drive replacement in raid storage systems |
US7299265B2 (en) * | 2003-06-06 | 2007-11-20 | Oracle International Corporation | Distributed computing system selecting a service master for each service by an elected global master for managing requests for that service |
US20050021704A1 (en) * | 2003-06-11 | 2005-01-27 | Larson Thane M. | Intercoupling apparatus for server computer systems |
US6871154B2 (en) * | 2003-06-11 | 2005-03-22 | Lsi Logic Corporation | Method and apparatus for automatically configuring and/or inserting chip resources for manufacturing tests |
US7051215B2 (en) * | 2003-06-13 | 2006-05-23 | Intel Corporation | Power management for clustered computing platforms |
US7546584B2 (en) | 2003-06-16 | 2009-06-09 | American Megatrends, Inc. | Method and system for remote software testing |
US7254732B2 (en) | 2003-06-25 | 2007-08-07 | Lsi Corporation | Method and apparatus of automatic power management control for serial ATA device directly attached to SAS/SATA host controller |
US7330989B2 (en) * | 2003-06-25 | 2008-02-12 | Lsi Logic Corporation | Method and apparatus of automatic power management control for Serial ATA interface utilizing a combination of IOP control and specialized hardware control |
US7814126B2 (en) * | 2003-06-25 | 2010-10-12 | Microsoft Corporation | Using task sequences to manage devices |
US7330931B2 (en) * | 2003-06-26 | 2008-02-12 | Copan Systems, Inc. | Method and system for accessing auxiliary data in power-efficient high-capacity scalable storage system |
US20050210304A1 (en) * | 2003-06-26 | 2005-09-22 | Copan Systems | Method and apparatus for power-efficient high-capacity scalable storage system |
US7543277B1 (en) | 2003-06-27 | 2009-06-02 | American Megatrends, Inc. | Method and system for remote software debugging |
US7421495B2 (en) * | 2003-06-27 | 2008-09-02 | Computer Associates Think, Inc. | System and method for monitoring network devices |
US8261037B2 (en) * | 2003-07-11 | 2012-09-04 | Ca, Inc. | Storage self-healing and capacity planning system and method |
US7707443B2 (en) * | 2003-07-18 | 2010-04-27 | Hewlett-Packard Development Company, L.P. | Rack-level power management of computer systems |
US7269751B2 (en) * | 2003-07-29 | 2007-09-11 | Hewlett-Packard Development Company, L.P. | Supplying power to at least one electrical device based on an efficient operating point of a power supply |
US6961242B2 (en) * | 2003-07-31 | 2005-11-01 | Hewlett-Packard Development Company, L.P. | System fan management based on system loading options for a system having replaceable electronics modules |
US7237130B2 (en) * | 2003-08-04 | 2007-06-26 | Inventec Corporation | Blade server performance management method and system |
US20050048951A1 (en) * | 2003-08-25 | 2005-03-03 | Saito William H. | Method and system for alternative access using mobile electronic devices |
US20050071673A1 (en) * | 2003-08-25 | 2005-03-31 | Saito William H. | Method and system for secure authentication using mobile electronic devices |
JP3953449B2 (en) * | 2003-08-26 | 2007-08-08 | 富士通株式会社 | Task management program and task control device |
US8560476B2 (en) * | 2003-08-26 | 2013-10-15 | The Trustees Of Columbia University In The City Of New York | Martingale control of production for optimal profitability of oil and gas fields |
US20050138346A1 (en) * | 2003-08-28 | 2005-06-23 | Cauthron David M. | iSCSI boot drive system and method for a scalable internet engine |
US6985357B2 (en) * | 2003-08-28 | 2006-01-10 | Galactic Computing Corporation Bvi/Bc | Computing housing for blade server with network switch |
US7484050B2 (en) * | 2003-09-08 | 2009-01-27 | Copan Systems Inc. | High-density storage systems using hierarchical interconnect |
US20060090098A1 (en) * | 2003-09-11 | 2006-04-27 | Copan Systems, Inc. | Proactive data reliability in a power-managed storage system |
US7373559B2 (en) * | 2003-09-11 | 2008-05-13 | Copan Systems, Inc. | Method and system for proactive drive replacement for high availability storage systems |
US7610381B2 (en) * | 2003-09-12 | 2009-10-27 | Hewlett-Packard Development Company, L.P. | System and method for evaluating a capacity of a streaming media server for supporting a workload |
US6953990B2 (en) * | 2003-09-19 | 2005-10-11 | Agilent Technologies, Inc. | Wafer-level packaging of optoelectronic devices |
US6982437B2 (en) * | 2003-09-19 | 2006-01-03 | Agilent Technologies, Inc. | Surface emitting laser package having integrated optical element and alignment post |
US20050063648A1 (en) * | 2003-09-19 | 2005-03-24 | Wilson Robert Edward | Alignment post for optical subassemblies made with cylindrical rods, tubes, spheres, or similar features |
US20050063431A1 (en) * | 2003-09-19 | 2005-03-24 | Gallup Kendra J. | Integrated optics and electronics |
US7520679B2 (en) * | 2003-09-19 | 2009-04-21 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Optical device package with turning mirror and alignment post |
US7259482B2 (en) * | 2003-09-24 | 2007-08-21 | Belkin International, Inc. | Distance extender and method making use of same |
US7538762B2 (en) * | 2003-09-30 | 2009-05-26 | Intel Corporation | Switching display update properties upon detecting a power management event |
US20050076254A1 (en) * | 2003-10-01 | 2005-04-07 | Robinson Michael A. | Sleep recovery circuit and method |
US7146511B2 (en) * | 2003-10-07 | 2006-12-05 | Hewlett-Packard Development Company, L.P. | Rack equipment application performance modification system and method |
US7583703B2 (en) * | 2003-10-23 | 2009-09-01 | Cisco Technology Inc. | System and method for power injection and out of band communications on shared medium |
US20050114474A1 (en) * | 2003-11-20 | 2005-05-26 | International Business Machines Corporation | Automatic configuration of the network devices via connection to specific switch ports |
TWI283341B (en) * | 2003-11-20 | 2007-07-01 | Acer Inc | Structure of dynamic management device power source and its method |
JP4486348B2 (en) * | 2003-11-26 | 2010-06-23 | 株式会社日立製作所 | Disk array that suppresses drive operating time |
TWI242133B (en) * | 2003-12-02 | 2005-10-21 | Via Tech Inc | Interrupt signal control method |
US20050125701A1 (en) * | 2003-12-03 | 2005-06-09 | International Business Machines Corporation | Method and system for energy management via energy-aware process scheduling |
US7155623B2 (en) * | 2003-12-03 | 2006-12-26 | International Business Machines Corporation | Method and system for power management including local bounding of device group power consumption |
US7752470B2 (en) * | 2003-12-03 | 2010-07-06 | International Business Machines Corporation | Method and system for power management including device controller-based device use evaluation and power-state control |
US20050129306A1 (en) * | 2003-12-12 | 2005-06-16 | Xianglin Wang | Method and apparatus for image deinterlacing using neural networks |
US7017059B2 (en) * | 2003-12-12 | 2006-03-21 | Cray Canada Inc. | Methods and apparatus for replacing cooling systems in operating computers |
US7392099B2 (en) * | 2003-12-12 | 2008-06-24 | Hewlett-Packard Development Company, L.P. | System and method for power management when an operating voltage is between two thresholds |
US7356665B2 (en) * | 2003-12-17 | 2008-04-08 | International Business Machines Corporation | Method and system for machine memory power and availability management in a processing system supporting multiple virtual machines |
US7424624B2 (en) * | 2003-12-18 | 2008-09-09 | Hewlett-Packard Development Company, L.P. | Rack equipment power purchase plan supervision system and method |
US20050138440A1 (en) * | 2003-12-18 | 2005-06-23 | Barr Andrew H. | Equipment rack load modulation system and method |
US7197652B2 (en) * | 2003-12-22 | 2007-03-27 | International Business Machines Corporation | Method and system for energy management in a simultaneous multi-threaded (SMT) processing system including per-thread device usage monitoring |
US7466996B2 (en) * | 2003-12-22 | 2008-12-16 | International Business Machines Corporation | Global management of local link power consumption |
US7483966B2 (en) * | 2003-12-31 | 2009-01-27 | International Business Machines Corporation | Systems, methods, and media for remote wake-up and management of systems in a network |
US20050149773A1 (en) * | 2004-01-05 | 2005-07-07 | Kevan Connie L. | Energy conservation method and mechanism for gaming/arcade/vending/transaction/kiosk machines |
US20050185364A1 (en) * | 2004-01-05 | 2005-08-25 | Jory Bell | Docking station for mobile computing device |
JP4518541B2 (en) | 2004-01-16 | 2010-08-04 | 株式会社日立製作所 | Disk array device and disk array device control method |
US7334142B2 (en) * | 2004-01-22 | 2008-02-19 | International Business Machines Corporation | Reducing power consumption in a logically partitioned data processing system with operating system call that indicates a selected processor is unneeded for a period of time |
JP4634049B2 (en) | 2004-02-04 | 2011-02-16 | 株式会社日立製作所 | Error notification control in disk array system |
US7904679B2 (en) | 2004-02-04 | 2011-03-08 | Netapp, Inc. | Method and apparatus for managing backup data |
US7783606B2 (en) | 2004-02-04 | 2010-08-24 | Netapp, Inc. | Method and system for remote data recovery |
US7720817B2 (en) | 2004-02-04 | 2010-05-18 | Netapp, Inc. | Method and system for browsing objects on a protected volume in a continuous data protection system |
US7426617B2 (en) | 2004-02-04 | 2008-09-16 | Network Appliance, Inc. | Method and system for synchronizing volumes in a continuous data protection system |
US7315965B2 (en) | 2004-02-04 | 2008-01-01 | Network Appliance, Inc. | Method and system for storing data using a continuous data protection system |
US7818387B1 (en) * | 2004-02-09 | 2010-10-19 | Oracle America, Inc. | Switch |
US7228448B2 (en) * | 2004-02-13 | 2007-06-05 | Microsoft Corporation | Method for making power supplies smaller and more efficient for high-power PCs |
JP4398281B2 (en) * | 2004-02-27 | 2010-01-13 | 富士重工業株式会社 | Data recording apparatus and method for shutting down data recording apparatus |
US7778422B2 (en) | 2004-02-27 | 2010-08-17 | Microsoft Corporation | Security associations for devices |
US7827258B1 (en) * | 2004-03-01 | 2010-11-02 | American Megatrends, Inc. | Method, system, and apparatus for communicating with a computer management device |
US7343508B2 (en) | 2004-03-05 | 2008-03-11 | Ati Technologies Inc. | Dynamic clock control circuit for graphics engine clock and memory clock and method |
US7702767B2 (en) * | 2004-03-09 | 2010-04-20 | Jp Morgan Chase Bank | User connectivity process management system |
US20050215128A1 (en) * | 2004-03-10 | 2005-09-29 | Intel Corporation | Remote device probing for failure detection |
JP4461850B2 (en) * | 2004-03-12 | 2010-05-12 | 日本電気株式会社 | Portable information terminal and communication method thereof |
US8782654B2 (en) | 2004-03-13 | 2014-07-15 | Adaptive Computing Enterprises, Inc. | Co-allocating a reservation spanning different compute resources types |
EP1738258A4 (en) | 2004-03-13 | 2009-10-28 | Cluster Resources Inc | System and method for providing object triggers |
US7937557B2 (en) * | 2004-03-16 | 2011-05-03 | Vns Portfolio Llc | System and method for intercommunication between computers in an array |
US20050228967A1 (en) * | 2004-03-16 | 2005-10-13 | Sony Computer Entertainment Inc. | Methods and apparatus for reducing power dissipation in a multi-processor system |
US7861006B2 (en) | 2004-03-23 | 2010-12-28 | Mcnulty Scott | Apparatus, method and system for a tunneling client access point |
US20050213995A1 (en) * | 2004-03-26 | 2005-09-29 | Myunghee Lee | Low power and low jitter optical receiver for fiber optic communication link |
US8224639B2 (en) | 2004-03-29 | 2012-07-17 | Sony Computer Entertainment Inc. | Methods and apparatus for achieving thermal management using processing task scheduling |
US7698575B2 (en) * | 2004-03-30 | 2010-04-13 | Intel Corporation | Managing power consumption by requesting an adjustment to an operating point of a processor |
US7711977B2 (en) * | 2004-04-15 | 2010-05-04 | Raytheon Company | System and method for detecting and managing HPC node failure |
US8336040B2 (en) | 2004-04-15 | 2012-12-18 | Raytheon Company | System and method for topology-aware job scheduling and backfilling in an HPC environment |
US20050235055A1 (en) * | 2004-04-15 | 2005-10-20 | Raytheon Company | Graphical user interface for managing HPC clusters |
US9178784B2 (en) | 2004-04-15 | 2015-11-03 | Raytheon Company | System and method for cluster management based on HPC architecture |
US8190714B2 (en) * | 2004-04-15 | 2012-05-29 | Raytheon Company | System and method for computer cluster virtualization using dynamic boot images and virtual disk |
US8335909B2 (en) * | 2004-04-15 | 2012-12-18 | Raytheon Company | Coupling processors to each other for high performance computing (HPC) |
JP4628162B2 (en) * | 2004-04-16 | 2011-02-09 | 株式会社ソニー・コンピュータエンタテインメント | COMMUNICATION TERMINAL DEVICE, COMMUNICATION SYSTEM AND POWER CONTROL METHOD |
US20050235137A1 (en) * | 2004-04-20 | 2005-10-20 | Barr Andrew H | Rack equipment capacity on demand system and method |
US20050246529A1 (en) | 2004-04-30 | 2005-11-03 | Microsoft Corporation | Isolated persistent identity storage for authentication of computing devies |
US20050251855A1 (en) * | 2004-05-04 | 2005-11-10 | Hob Gmbh & Co. Kg | Client-server-communication system |
US8046488B2 (en) | 2004-05-21 | 2011-10-25 | Intel Corporation | Dynamically modulating link width |
US7614055B2 (en) * | 2004-06-14 | 2009-11-03 | Alcatel-Lucent Usa Inc. | Selecting a processor to run an executable of a distributed software application upon startup of the distributed software application |
US7418608B2 (en) * | 2004-06-17 | 2008-08-26 | Intel Corporation | Method and an apparatus for managing power consumption of a server |
US20070266388A1 (en) | 2004-06-18 | 2007-11-15 | Cluster Resources, Inc. | System and method for providing advanced reservations in a compute environment |
WO2006001051A1 (en) * | 2004-06-24 | 2006-01-05 | Fujitsu Limited | Multi-processor system and control method therefor |
TWI259354B (en) * | 2004-06-25 | 2006-08-01 | Via Tech Inc | System and method of real-time power management |
JP4543780B2 (en) * | 2004-06-25 | 2010-09-15 | 日本電気株式会社 | Power management system, power management method and program |
US7500123B2 (en) * | 2004-06-28 | 2009-03-03 | Ati Technologies Ulc | Apparatus and method for reducing power consumption in a graphics processing device |
US7409315B2 (en) * | 2004-06-28 | 2008-08-05 | Broadcom Corporation | On-board performance monitor and power control system |
KR101013143B1 (en) * | 2004-06-29 | 2011-02-10 | 삼성전자주식회사 | Management system of monitor |
US7665127B1 (en) | 2004-06-30 | 2010-02-16 | Jp Morgan Chase Bank | System and method for providing access to protected services |
US7343502B2 (en) * | 2004-07-26 | 2008-03-11 | Intel Corporation | Method and apparatus for dynamic DLL powerdown and memory self-refresh |
US8215531B2 (en) | 2004-07-28 | 2012-07-10 | Ethicon Endo-Surgery, Inc. | Surgical stapling instrument having a medical substance dispenser |
US11890012B2 (en) | 2004-07-28 | 2024-02-06 | Cilag Gmbh International | Staple cartridge comprising cartridge body and attached support |
US7827424B2 (en) * | 2004-07-29 | 2010-11-02 | Ati Technologies Ulc | Dynamic clock control circuit and method |
US7912940B2 (en) * | 2004-07-30 | 2011-03-22 | Microsoft Corporation | Network system role determination |
US7299372B2 (en) * | 2004-08-05 | 2007-11-20 | International Business Machines Corporation | Hierarchical management for multiprocessor system with real-time attributes |
US7299371B2 (en) * | 2004-08-05 | 2007-11-20 | International Business Machines Corporation | Hierarchical management for multiprocessor system |
US7761874B2 (en) * | 2004-08-13 | 2010-07-20 | Intel Corporation | Managing processing system power and performance based on utilization trends |
US8176490B1 (en) | 2004-08-20 | 2012-05-08 | Adaptive Computing Enterprises, Inc. | System and method of interfacing a workload manager and scheduler with an identity manager |
US20060047758A1 (en) * | 2004-08-26 | 2006-03-02 | Vivek Sharma | Extending and optimizing electronic messaging rules |
US8028135B1 (en) | 2004-09-01 | 2011-09-27 | Netapp, Inc. | Method and apparatus for maintaining compliant storage |
US7388248B2 (en) * | 2004-09-01 | 2008-06-17 | Micron Technology, Inc. | Dielectric relaxation memory |
US20060048160A1 (en) * | 2004-09-02 | 2006-03-02 | International Business Machines Corporation | Method, apparatus, and computer program product for providing a self-tunable parameter used for dynamically yielding an idle processor |
WO2006056824A2 (en) | 2004-09-10 | 2006-06-01 | Freescale Semiconductor, Inc. | Apparatus and method for controlling voltage and frequency |
US7716315B2 (en) * | 2004-09-24 | 2010-05-11 | Emc Corporation | Enclosure configurable to perform in-band or out-of-band enclosure management |
US20060070060A1 (en) * | 2004-09-28 | 2006-03-30 | International Business Machines Corporation | Coordinating service performance and application placement management |
US8019636B2 (en) * | 2004-09-28 | 2011-09-13 | International Business Machines Corporation | Method, system and program product for planning and managing a call center study |
US7552215B2 (en) * | 2004-09-29 | 2009-06-23 | International Business Machines Corporation | Method, system, and computer program product for supporting a large number of intermittently used application clusters |
US7434090B2 (en) * | 2004-09-30 | 2008-10-07 | Copan System, Inc. | Method and apparatus for just in time RAID spare drive pool management |
JP2006106981A (en) * | 2004-10-01 | 2006-04-20 | Toshiba Corp | Information processor and method for cooling the same |
US20060085492A1 (en) * | 2004-10-14 | 2006-04-20 | Singh Arun K | System and method for modifying process navigation |
US7516346B2 (en) * | 2004-10-28 | 2009-04-07 | Nec Laboratories America, Inc. | System and method for dynamically changing the power mode of storage disks based on redundancy and system load |
CA2586763C (en) | 2004-11-08 | 2013-12-17 | Cluster Resources, Inc. | System and method of providing system jobs within a compute environment |
KR100609498B1 (en) * | 2004-11-10 | 2006-08-09 | 주식회사 잉카솔루션 | Apparatus for standby power control |
US8244882B2 (en) * | 2004-11-17 | 2012-08-14 | Raytheon Company | On-demand instantiation in a high-performance computing (HPC) system |
US7433931B2 (en) * | 2004-11-17 | 2008-10-07 | Raytheon Company | Scheduling in a high-performance computing (HPC) system |
US20060112286A1 (en) * | 2004-11-23 | 2006-05-25 | Whalley Ian N | Method for dynamically reprovisioning applications and other server resources in a computer center in response to power and heat dissipation requirements |
US20060123422A1 (en) * | 2004-12-02 | 2006-06-08 | International Business Machines Corporation | Processor packing in an SMP server to conserve energy |
US7536567B2 (en) * | 2004-12-10 | 2009-05-19 | Hewlett-Packard Development Company, L.P. | BIOS-based systems and methods of processor power management |
US7774610B2 (en) | 2004-12-14 | 2010-08-10 | Netapp, Inc. | Method and apparatus for verifiably migrating WORM data |
US7502948B2 (en) * | 2004-12-30 | 2009-03-10 | Intel Corporation | Method, system, and apparatus for selecting a maximum operation point based on number of active cores and performance level of each of the active cores |
US20060158866A1 (en) * | 2005-01-20 | 2006-07-20 | Peterson Eric C | Electronic system cabinet having a lower panel with an opening to receive cables |
US7383691B2 (en) * | 2005-01-26 | 2008-06-10 | Hewlett-Packard Development Company, L.P. | Modular networked sensor assembly |
JP4401973B2 (en) * | 2005-01-28 | 2010-01-20 | 富士通株式会社 | Information processing apparatus, failure monitoring method, failure monitoring program |
US7567565B2 (en) | 2005-02-01 | 2009-07-28 | Time Warner Cable Inc. | Method and apparatus for network bandwidth conservation |
US7610497B2 (en) * | 2005-02-01 | 2009-10-27 | Via Technologies, Inc. | Power management system with a bridge logic having analyzers for monitoring data quantity to modify operating clock and voltage of the processor and main memory |
JP4585325B2 (en) * | 2005-02-08 | 2010-11-24 | 株式会社日立製作所 | Disk array device |
US8041967B2 (en) * | 2005-02-15 | 2011-10-18 | Hewlett-Packard Development Company, L.P. | System and method for controlling power to resources based on historical utilization data |
US8593470B2 (en) * | 2005-02-24 | 2013-11-26 | Ati Technologies Ulc | Dynamic memory clock switching circuit and method for adjusting power consumption |
JP4620502B2 (en) * | 2005-03-07 | 2011-01-26 | 株式会社日立製作所 | Disk array device |
US8863143B2 (en) | 2006-03-16 | 2014-10-14 | Adaptive Computing Enterprises, Inc. | System and method for managing a hybrid compute environment |
TW200634524A (en) * | 2005-03-16 | 2006-10-01 | Coretronic Corp | Intelligent auto-turn on/off module and intelligent auto-turn on/off method |
US9231886B2 (en) | 2005-03-16 | 2016-01-05 | Adaptive Computing Enterprises, Inc. | Simple integration of an on-demand compute environment |
US8745011B2 (en) * | 2005-03-22 | 2014-06-03 | International Business Machines Corporation | Method and system for scrubbing data within a data storage subsystem |
US7333279B2 (en) * | 2005-03-22 | 2008-02-19 | Seagate Technology Llc | System and method for drive-side guarantee of quality of service and for extending the lifetime of storage devices |
US20060218424A1 (en) * | 2005-03-23 | 2006-09-28 | Miron Abramovici | Integrated circuit with autonomous power management |
US9160792B2 (en) * | 2005-04-05 | 2015-10-13 | International Business Machines Corporation | On-demand global server load balancing system and method of use |
EP3203374B1 (en) | 2005-04-07 | 2021-11-24 | III Holdings 12, LLC | On-demand access to compute resources |
JP2006293885A (en) * | 2005-04-14 | 2006-10-26 | I Broadcast:Kk | Information distributing system, method and program |
US8489728B2 (en) | 2005-04-15 | 2013-07-16 | Microsoft Corporation | Model-based system monitoring |
US7990847B1 (en) | 2005-04-15 | 2011-08-02 | Cisco Technology, Inc. | Method and system for managing servers in a server cluster |
US7797147B2 (en) | 2005-04-15 | 2010-09-14 | Microsoft Corporation | Model-based system monitoring |
US7640382B2 (en) * | 2005-04-29 | 2009-12-29 | Avocent Corporation | Virtual media systems, methods and devices |
US20060259803A1 (en) * | 2005-05-12 | 2006-11-16 | Lexmark International, Inc. | Power saver automatic learning method |
US7800621B2 (en) * | 2005-05-16 | 2010-09-21 | Ati Technologies Inc. | Apparatus and methods for control of a memory controller |
US7644148B2 (en) * | 2005-05-16 | 2010-01-05 | Hewlett-Packard Development Company, L.P. | Historical data based workload allocation |
US8626918B2 (en) * | 2005-05-16 | 2014-01-07 | Hewlett-Packard Development Company, L.P. | Workload allocation based upon heat re-circulation causes |
US7904695B2 (en) * | 2006-02-16 | 2011-03-08 | Vns Portfolio Llc | Asynchronous power saving computer |
US7472301B2 (en) * | 2005-05-27 | 2008-12-30 | Codman Neuro Sciences Sárl | Circuitry for optimization of power consumption in a system employing multiple electronic components, one of which is always powered on |
KR101219069B1 (en) * | 2005-05-30 | 2013-01-18 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and driving method thereof |
US7320078B2 (en) * | 2005-06-03 | 2008-01-15 | Cisco Technology, Inc. | Controlling delivery of power and network communications to a set of devices |
US7831321B2 (en) | 2005-06-09 | 2010-11-09 | Whirlpool Corporation | Appliance and accessory for controlling a cycle of operation |
US8250163B2 (en) | 2005-06-09 | 2012-08-21 | Whirlpool Corporation | Smart coupling device |
US9164867B2 (en) * | 2005-06-09 | 2015-10-20 | Whirlpool Corporation | Network for communicating information related to a consumable to an appliance |
US7464303B2 (en) * | 2005-06-09 | 2008-12-09 | International Business Machines Corporation | Autonomically adjusting configuration parameters for a server when a different server fails |
BRPI0622274A2 (en) * | 2005-06-09 | 2011-08-09 | Whirlpool Co | device configured to perform a duty cycle to complete a physical operation on an item and device network |
US8615332B2 (en) | 2005-06-09 | 2013-12-24 | Whirlpool Corporation | Smart current attenuator for energy conservation in appliances |
US8856036B2 (en) | 2005-06-09 | 2014-10-07 | Whirlpool Corporation | Method of providing product demonstrations |
US20080137670A1 (en) * | 2005-06-09 | 2008-06-12 | Whirlpool Corporation | Network System with Message Binding for Appliances |
US8816828B2 (en) * | 2005-06-09 | 2014-08-26 | Whirlpool Corporation | Recipe wand and recipe book for use with a networked appliance |
US9009811B2 (en) * | 2005-06-09 | 2015-04-14 | Whirlpool Corporation | Network system with electronic credentials and authentication for appliances |
US8027752B2 (en) | 2005-06-09 | 2011-09-27 | Whirlpool Corporation | Network for changing resource consumption in an appliance |
US8155120B2 (en) * | 2005-06-09 | 2012-04-10 | Whirlpool Corporation | Software architecture system and method for discovering components within an appliance using fuctionality identifiers |
US8676656B2 (en) * | 2005-06-09 | 2014-03-18 | Whirlpool Corporation | Method for product demonstration |
US8571942B2 (en) * | 2005-06-09 | 2013-10-29 | Whirlpool Corporation | Method of product demonstration |
US20070288331A1 (en) * | 2006-06-08 | 2007-12-13 | Whirlpool Corporation | Product demonstration system and method |
US9122788B2 (en) | 2005-06-09 | 2015-09-01 | Whirlpool Corporation | Appliance network for a networked appliance with a network binder accessory |
US10333731B2 (en) | 2005-06-09 | 2019-06-25 | Whirlpool Corporation | Methods and apparatus for communicatively coupling internal components within appliances, and appliances with external components and accessories |
US7694060B2 (en) * | 2005-06-17 | 2010-04-06 | Intel Corporation | Systems with variable link widths based on estimated activity levels |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US7386656B2 (en) * | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US7472220B2 (en) * | 2006-07-31 | 2008-12-30 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US7392338B2 (en) * | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US7370215B2 (en) * | 2005-06-27 | 2008-05-06 | Intel Corporation | Method and apparatus of self-powering down ATA devices |
US20060294049A1 (en) * | 2005-06-27 | 2006-12-28 | Microsoft Corporation | Back-off mechanism for search |
US8549513B2 (en) | 2005-06-29 | 2013-10-01 | Microsoft Corporation | Model-based virtual system provisioning |
US7598959B2 (en) * | 2005-06-29 | 2009-10-06 | Intel Corporation | Display controller |
US7529955B2 (en) * | 2005-06-30 | 2009-05-05 | Intel Corporation | Dynamic bus parking |
US7567060B1 (en) | 2005-06-30 | 2009-07-28 | Sandia Corporation | System and method for advanced power management |
US7747886B1 (en) * | 2005-08-02 | 2010-06-29 | Palm, Inc. | Management of power states in a portable computing device |
US7523176B2 (en) * | 2005-08-02 | 2009-04-21 | International Business Machines Corporation | Method, apparatus, and computer program product for reconfiguring a storage area network to support the execution of an application automatically upon execution of the application |
US20070067455A1 (en) * | 2005-08-08 | 2007-03-22 | Microsoft Corporation | Dynamically adjusting resources |
DE102005037635B4 (en) * | 2005-08-09 | 2007-07-12 | Infineon Technologies Ag | Hardware control for changing the operating mode of a memory |
US8572516B1 (en) | 2005-08-24 | 2013-10-29 | Jpmorgan Chase Bank, N.A. | System and method for controlling a screen saver |
US11484312B2 (en) | 2005-08-31 | 2022-11-01 | Cilag Gmbh International | Staple cartridge comprising a staple driver arrangement |
US11246590B2 (en) | 2005-08-31 | 2022-02-15 | Cilag Gmbh International | Staple cartridge including staple drivers having different unfired heights |
US10159482B2 (en) | 2005-08-31 | 2018-12-25 | Ethicon Llc | Fastener cartridge assembly comprising a fixed anvil and different staple heights |
US9237891B2 (en) | 2005-08-31 | 2016-01-19 | Ethicon Endo-Surgery, Inc. | Robotically-controlled surgical stapling devices that produce formed staples having different lengths |
US7934630B2 (en) | 2005-08-31 | 2011-05-03 | Ethicon Endo-Surgery, Inc. | Staple cartridges for forming staples having differing formed staple heights |
US20070058620A1 (en) * | 2005-08-31 | 2007-03-15 | Mcdata Corporation | Management of a switch fabric through functionality conservation |
US7669746B2 (en) | 2005-08-31 | 2010-03-02 | Ethicon Endo-Surgery, Inc. | Staple cartridges for forming staples having differing formed staple heights |
CN100428114C (en) * | 2005-09-15 | 2008-10-22 | 中芯国际集成电路制造(上海)有限公司 | Power-dissipation-lowering adaptive power supply system and method |
US20070067369A1 (en) * | 2005-09-22 | 2007-03-22 | Minshall Robbie J | Method and system for quantifying and comparing workload on an application server |
US7647516B2 (en) * | 2005-09-22 | 2010-01-12 | Hewlett-Packard Development Company, L.P. | Power consumption management among compute nodes |
US7581125B2 (en) * | 2005-09-22 | 2009-08-25 | Hewlett-Packard Development Company, L.P. | Agent for managing power among electronic systems |
US8521855B2 (en) * | 2005-09-27 | 2013-08-27 | Intel Corporation | Centralized server-directed power management in a distributed computing system |
JP2007094610A (en) * | 2005-09-28 | 2007-04-12 | Hitachi Ltd | Computer system |
US9143841B2 (en) | 2005-09-29 | 2015-09-22 | Brocade Communications Systems, Inc. | Federated management of intelligent service modules |
US20070079086A1 (en) * | 2005-09-29 | 2007-04-05 | Copan Systems, Inc. | System for archival storage of data |
JP4634268B2 (en) * | 2005-10-03 | 2011-02-16 | 株式会社日立製作所 | Storage system power saving method and storage system |
JP5036158B2 (en) * | 2005-10-05 | 2012-09-26 | 株式会社日立製作所 | Information processing system and control method of information processing system |
JP4459150B2 (en) * | 2005-10-07 | 2010-04-28 | キヤノン株式会社 | Printing apparatus and control method thereof |
WO2007049100A1 (en) * | 2005-10-27 | 2007-05-03 | Freescale Semiconductor, Inc. | System and method for controlling voltage level and clock frequency supplied to a system |
US7941309B2 (en) | 2005-11-02 | 2011-05-10 | Microsoft Corporation | Modeling IT operations/policies |
EP1952503A4 (en) * | 2005-11-02 | 2010-12-08 | Server Tech Inc | Power distribution load shedding system and method of use |
WO2007056705A2 (en) * | 2005-11-03 | 2007-05-18 | Los Alamos National Security | Adaptive real-time methodology for optimizing energy-efficient computing |
US20070106317A1 (en) | 2005-11-09 | 2007-05-10 | Shelton Frederick E Iv | Hydraulically and electrically actuated articulation joints for surgical instruments |
US20070112951A1 (en) * | 2005-11-14 | 2007-05-17 | Fung Joseph B K | Automatic website workload management |
CN100419637C (en) * | 2005-11-25 | 2008-09-17 | 鸿富锦精密工业(深圳)有限公司 | Drive circuit of power supply device of computer peripheral equipment |
US8181016B1 (en) | 2005-12-01 | 2012-05-15 | Jpmorgan Chase Bank, N.A. | Applications access re-certification system |
US7756972B2 (en) | 2005-12-06 | 2010-07-13 | Cisco Technology, Inc. | System for power savings in server farms |
US8149857B2 (en) * | 2005-12-09 | 2012-04-03 | Telecom Assistance Group | Remote HDSL test access system |
US7558946B2 (en) * | 2005-12-12 | 2009-07-07 | Intel Corporation | Breaking a lock situation in a processor without detection of the lock situation using a multi-level approach |
US8010843B2 (en) | 2005-12-14 | 2011-08-30 | American Megatrends, Inc. | System and method for debugging a target computer using SMBus |
CN100438505C (en) | 2005-12-20 | 2008-11-26 | 华为技术有限公司 | Passive optic network user terminal and its power control and state reporting method |
US8108863B2 (en) * | 2005-12-30 | 2012-01-31 | Intel Corporation | Load balancing for multi-threaded applications via asymmetric power throttling |
EP1977635A2 (en) * | 2006-01-13 | 2008-10-08 | Sun Microsystems, Inc. | Modular blade server |
JP4204635B2 (en) * | 2006-01-23 | 2009-01-07 | パナソニック株式会社 | Case surface temperature prediction apparatus, method, program, and recording medium |
US7752401B2 (en) | 2006-01-25 | 2010-07-06 | Netapp, Inc. | Method and apparatus to automatically commit files to WORM status |
US8708213B2 (en) | 2006-01-31 | 2014-04-29 | Ethicon Endo-Surgery, Inc. | Surgical instrument having a feedback system |
US8820603B2 (en) | 2006-01-31 | 2014-09-02 | Ethicon Endo-Surgery, Inc. | Accessing data stored in a memory of a surgical instrument |
US20110290856A1 (en) | 2006-01-31 | 2011-12-01 | Ethicon Endo-Surgery, Inc. | Robotically-controlled surgical instrument with force-feedback capabilities |
US11793518B2 (en) | 2006-01-31 | 2023-10-24 | Cilag Gmbh International | Powered surgical instruments with firing system lockout arrangements |
US7753904B2 (en) | 2006-01-31 | 2010-07-13 | Ethicon Endo-Surgery, Inc. | Endoscopic surgical instrument with a handle that can articulate with respect to the shaft |
US11224427B2 (en) | 2006-01-31 | 2022-01-18 | Cilag Gmbh International | Surgical stapling system including a console and retraction assembly |
US20120292367A1 (en) | 2006-01-31 | 2012-11-22 | Ethicon Endo-Surgery, Inc. | Robotically-controlled end effector |
US8186555B2 (en) | 2006-01-31 | 2012-05-29 | Ethicon Endo-Surgery, Inc. | Motor-driven surgical cutting and fastening instrument with mechanical closure system |
US20110024477A1 (en) | 2009-02-06 | 2011-02-03 | Hall Steven G | Driven Surgical Stapler Improvements |
US11278279B2 (en) | 2006-01-31 | 2022-03-22 | Cilag Gmbh International | Surgical instrument assembly |
US7845537B2 (en) | 2006-01-31 | 2010-12-07 | Ethicon Endo-Surgery, Inc. | Surgical instrument having recording capabilities |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US7836441B2 (en) * | 2006-02-13 | 2010-11-16 | International Business Machines Corporation | Administration automation in application servers |
US7681410B1 (en) | 2006-02-14 | 2010-03-23 | American Power Conversion Corporation | Ice thermal storage |
US7979460B2 (en) | 2006-02-15 | 2011-07-12 | Sony Computer Entainment America Inc. | Systems and methods for server management |
US7904615B2 (en) | 2006-02-16 | 2011-03-08 | Vns Portfolio Llc | Asynchronous computer communication |
US7966481B2 (en) | 2006-02-16 | 2011-06-21 | Vns Portfolio Llc | Computer system and method for executing port communications without interrupting the receiving computer |
US20080065703A1 (en) * | 2006-02-22 | 2008-03-13 | Copan Systems, Inc. | Configurable views of archived data storage |
US8170065B2 (en) | 2006-02-27 | 2012-05-01 | Time Warner Cable Inc. | Methods and apparatus for selecting digital access technology for programming and data delivery |
US8458753B2 (en) | 2006-02-27 | 2013-06-04 | Time Warner Cable Enterprises Llc | Methods and apparatus for device capabilities discovery and utilization within a content-based network |
US7984228B2 (en) * | 2006-02-28 | 2011-07-19 | Microsoft Corporation | Device connection routing for controller |
US7913249B1 (en) | 2006-03-07 | 2011-03-22 | Jpmorgan Chase Bank, N.A. | Software installation checker |
US7895565B1 (en) | 2006-03-15 | 2011-02-22 | Jp Morgan Chase Bank, N.A. | Integrated system and method for validating the functionality and performance of software applications |
US7242590B1 (en) * | 2006-03-15 | 2007-07-10 | Agilent Technologies, Inc. | Electronic instrument system with multiple-configuration instrument modules |
US20080098245A1 (en) * | 2006-03-22 | 2008-04-24 | G2 Microsystems, Inc. | Power management system and method |
US7953866B2 (en) * | 2006-03-22 | 2011-05-31 | Mcdata Corporation | Protocols for connecting intelligent service modules in a storage area network |
US8992422B2 (en) | 2006-03-23 | 2015-03-31 | Ethicon Endo-Surgery, Inc. | Robotically-controlled endoscopic accessory channel |
US7650533B1 (en) | 2006-04-20 | 2010-01-19 | Netapp, Inc. | Method and system for performing a restoration in a continuous data protection system |
US8539075B2 (en) | 2006-04-21 | 2013-09-17 | International Business Machines Corporation | On-demand global server load balancing system and method of use |
US9128766B1 (en) * | 2006-04-24 | 2015-09-08 | Hewlett-Packard Development Company, L.P. | Computer workload redistribution schedule |
US20070258443A1 (en) * | 2006-05-02 | 2007-11-08 | Mcdata Corporation | Switch hardware and architecture for a computer network |
US7797555B2 (en) * | 2006-05-12 | 2010-09-14 | Intel Corporation | Method and apparatus for managing power from a sequestered partition of a processing system |
US20070287983A1 (en) * | 2006-06-07 | 2007-12-13 | Richard Worthington Lodge | Absorbent article having an anchored core assembly |
US8682733B2 (en) * | 2006-06-08 | 2014-03-25 | Whirlpool Corporation | System for product demonstration |
US7606014B2 (en) * | 2006-06-16 | 2009-10-20 | American Power Conversion Corporation | Apparatus and method for scalable power distribution |
US7619868B2 (en) * | 2006-06-16 | 2009-11-17 | American Power Conversion Corporation | Apparatus and method for scalable power distribution |
US8135966B2 (en) | 2006-06-22 | 2012-03-13 | Freescale Semiconductor, Inc. | Method and device for power management |
US8322455B2 (en) | 2006-06-27 | 2012-12-04 | Ethicon Endo-Surgery, Inc. | Manually driven surgical cutting and fastening instrument |
US20080005317A1 (en) * | 2006-06-30 | 2008-01-03 | International Business Machines Corporation | Method and apparatus for cross-tier management in multi-tier computing system architecture |
KR100745549B1 (en) * | 2006-07-04 | 2007-08-02 | (주)주호상사 | Fly reel |
US7716504B2 (en) * | 2006-07-13 | 2010-05-11 | Dell Products L.P. | System for retaining power management settings across sleep states |
US7694159B2 (en) * | 2006-07-26 | 2010-04-06 | Hewlett-Packard Development Company, L.P. | Method of remotely controlling the power consumption of one or more servers |
JP2008033526A (en) * | 2006-07-27 | 2008-02-14 | Sony Corp | Portable electronic device, operation control method, program, signal generating device and signal generating method |
US8051156B1 (en) * | 2006-07-28 | 2011-11-01 | Hewlett-Packard Development Company, L.P. | Managing power and performance |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US7929419B2 (en) * | 2006-08-04 | 2011-04-19 | Tekelec | Methods, systems, and computer program products for inhibiting message traffic to an unavailable terminating SIP server |
US8322155B2 (en) | 2006-08-15 | 2012-12-04 | American Power Conversion Corporation | Method and apparatus for cooling |
US8327656B2 (en) | 2006-08-15 | 2012-12-11 | American Power Conversion Corporation | Method and apparatus for cooling |
US9568206B2 (en) | 2006-08-15 | 2017-02-14 | Schneider Electric It Corporation | Method and apparatus for cooling |
US8004617B2 (en) * | 2006-08-30 | 2011-08-23 | Ati Technologies Ulc | Stand-by mode transitioning |
US7636803B2 (en) * | 2006-09-28 | 2009-12-22 | Advanced Micro Devices, Inc. | Device and method for transferring data between devices |
US20080078802A1 (en) | 2006-09-29 | 2008-04-03 | Hess Christopher J | Surgical staples and stapling instruments |
US10568652B2 (en) | 2006-09-29 | 2020-02-25 | Ethicon Llc | Surgical staples having attached drivers of different heights and stapling instruments for deploying the same |
US7596431B1 (en) * | 2006-10-31 | 2009-09-29 | Hewlett-Packard Development Company, L.P. | Method for assessing electronic devices |
US8001407B2 (en) | 2006-10-31 | 2011-08-16 | Hewlett-Packard Development Company, L.P. | Server configured for managing power and performance |
US20080107208A1 (en) * | 2006-11-06 | 2008-05-08 | Masaharu Kudou | Mode switching method, mode switching program, and broadcast receiving terminal |
US20080114879A1 (en) * | 2006-11-14 | 2008-05-15 | Microsoft Corporation | Deployment of configuration data within a server farm |
US9846846B2 (en) | 2006-11-14 | 2017-12-19 | International Business Machines Corporation | Method and system for analyzing contact studies |
JP5028979B2 (en) * | 2006-12-01 | 2012-09-19 | 富士通株式会社 | Device management system, device management method and agent |
WO2008069715A1 (en) * | 2006-12-06 | 2008-06-12 | Telefonaktiebolaget Lm Ericsson (Publ) | Load balanced profiling |
US7681404B2 (en) | 2006-12-18 | 2010-03-23 | American Power Conversion Corporation | Modular ice storage for uninterruptible chilled water |
US20080154920A1 (en) * | 2006-12-22 | 2008-06-26 | Copan Systems, Inc. | Method and system for managing web content linked in a hierarchy |
JP4232121B2 (en) * | 2006-12-28 | 2009-03-04 | ソニー株式会社 | Information processing apparatus and method, program, and recording medium |
US8117478B2 (en) | 2006-12-29 | 2012-02-14 | Intel Corporation | Optimizing power usage by processor cores based on architectural events |
US8405617B2 (en) * | 2007-01-03 | 2013-03-26 | Apple Inc. | Gated power management over a system bus |
US20080168310A1 (en) | 2007-01-05 | 2008-07-10 | Microsoft Corporation | Hardware diagnostics and software recovery on headless server appliances |
US8684253B2 (en) | 2007-01-10 | 2014-04-01 | Ethicon Endo-Surgery, Inc. | Surgical instrument with wireless communication between a control unit of a robotic system and remote sensor |
US8652120B2 (en) | 2007-01-10 | 2014-02-18 | Ethicon Endo-Surgery, Inc. | Surgical instrument with wireless communication between control unit and sensor transponders |
US11291441B2 (en) | 2007-01-10 | 2022-04-05 | Cilag Gmbh International | Surgical instrument with wireless communication between control unit and remote sensor |
US7853809B2 (en) * | 2007-01-11 | 2010-12-14 | Seagate Technology Llc | System and method of power management |
US20080169332A1 (en) | 2007-01-11 | 2008-07-17 | Shelton Frederick E | Surgical stapling device with a curved cutting member |
US11039836B2 (en) | 2007-01-11 | 2021-06-22 | Cilag Gmbh International | Staple cartridge for use with a surgical stapling instrument |
US7793120B2 (en) * | 2007-01-19 | 2010-09-07 | Microsoft Corporation | Data structure for budgeting power for multiple devices |
US8425287B2 (en) | 2007-01-23 | 2013-04-23 | Schneider Electric It Corporation | In-row air containment and cooling system and method |
US7624217B2 (en) * | 2007-02-12 | 2009-11-24 | Microsoft Corporation | Adaptive boot sequence |
US8775122B1 (en) | 2007-02-28 | 2014-07-08 | Hewlett-Packard Development Company, L.P. | Utilization reporting with multiple time frames |
US20090001121A1 (en) | 2007-03-15 | 2009-01-01 | Hess Christopher J | Surgical staple having an expandable portion |
JP4855984B2 (en) * | 2007-03-20 | 2012-01-18 | 株式会社日立製作所 | IP telephone system, IP exchange, IP terminal, IP exchange backup method, and IP terminal login method |
US20080235746A1 (en) | 2007-03-20 | 2008-09-25 | Michael James Peters | Methods and apparatus for content delivery and replacement in a network |
US8893946B2 (en) | 2007-03-28 | 2014-11-25 | Ethicon Endo-Surgery, Inc. | Laparoscopic tissue thickness and clamp load measuring devices |
CN101669325A (en) * | 2007-04-13 | 2010-03-10 | 汤姆森特许公司 | System software productization framework |
US8707076B2 (en) * | 2007-04-18 | 2014-04-22 | Dell Products L.P. | System and method for power management of storage resources |
US9134782B2 (en) | 2007-05-07 | 2015-09-15 | Nvidia Corporation | Maintaining optimum voltage supply to match performance of an integrated circuit |
CN101755495B (en) * | 2007-05-15 | 2013-10-16 | 美国能量变换公司 | Methods and systems for managing facility power and cooling |
US8014485B2 (en) * | 2007-05-17 | 2011-09-06 | Advanced Micro Devices, Inc. | Techniques for integrated circuit clock management using multiple clock generators |
US7921318B2 (en) * | 2007-05-17 | 2011-04-05 | Globalfoundries Inc. | Techniques for integrated circuit clock management using pulse skipping |
US7737752B2 (en) * | 2007-05-17 | 2010-06-15 | Globalfoundries Inc | Techniques for integrated circuit clock management |
US7870407B2 (en) * | 2007-05-18 | 2011-01-11 | Advanced Micro Devices, Inc. | Dynamic processor power management device and method thereof |
US8705375B2 (en) * | 2007-05-24 | 2014-04-22 | Nokia Corporation | Power save protocol interoperability detection |
US7840826B2 (en) * | 2007-05-31 | 2010-11-23 | Vns Portfolio Llc | Method and apparatus for using port communications to switch processor modes |
US8931682B2 (en) | 2007-06-04 | 2015-01-13 | Ethicon Endo-Surgery, Inc. | Robotically-controlled shaft based rotary drive systems for surgical instruments |
US11672531B2 (en) | 2007-06-04 | 2023-06-13 | Cilag Gmbh International | Rotary drive systems for surgical instruments |
US20080307240A1 (en) * | 2007-06-08 | 2008-12-11 | Texas Instruments Incorporated | Power management electronic circuits, systems, and methods and processes of manufacture |
US7940504B2 (en) | 2007-06-21 | 2011-05-10 | American Power Conversion Corporation | Apparatus and method for scalable power distribution |
US7753245B2 (en) | 2007-06-22 | 2010-07-13 | Ethicon Endo-Surgery, Inc. | Surgical stapling instruments |
JP2009009194A (en) | 2007-06-26 | 2009-01-15 | Hitachi Ltd | Storage system having function to reduce power consumption |
US20090006744A1 (en) * | 2007-06-28 | 2009-01-01 | Cavallo Joseph S | Automated intermittent data mirroring volumes |
US11849941B2 (en) | 2007-06-29 | 2023-12-26 | Cilag Gmbh International | Staple cartridge having staple cavities extending at a transverse angle relative to a longitudinal cartridge axis |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US7742421B2 (en) * | 2007-07-31 | 2010-06-22 | Tekelec | Systems, methods, and computer program products for distributing application or higher layer communications network signaling entity operational status information among session initiation protocol (SIP) entities |
JP2009070449A (en) * | 2007-09-11 | 2009-04-02 | Fuji Xerox Co Ltd | Controller for hard disk unit, image forming system and program |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US20090083483A1 (en) * | 2007-09-24 | 2009-03-26 | International Business Machines Corporation | Power Conservation In A RAID Array |
US8041773B2 (en) | 2007-09-24 | 2011-10-18 | The Research Foundation Of State University Of New York | Automatic clustering for self-organizing grids |
US8561116B2 (en) | 2007-09-26 | 2013-10-15 | Charles A. Hasek | Methods and apparatus for content caching in a video network |
US9071859B2 (en) | 2007-09-26 | 2015-06-30 | Time Warner Cable Enterprises Llc | Methods and apparatus for user-based targeted content delivery |
US8099757B2 (en) | 2007-10-15 | 2012-01-17 | Time Warner Cable Inc. | Methods and apparatus for revenue-optimized delivery of content in a network |
EP2546771A3 (en) * | 2007-10-29 | 2013-05-08 | American Power Conversion Corporation | Electrical efficiency measurement for data centers |
US8006108B2 (en) * | 2007-11-08 | 2011-08-23 | International Business Machines Corporation | Dynamic selection of group and device power limits |
US8166326B2 (en) * | 2007-11-08 | 2012-04-24 | International Business Machines Corporation | Managing power consumption in a computer |
US20090132842A1 (en) * | 2007-11-15 | 2009-05-21 | International Business Machines Corporation | Managing Computer Power Consumption In A Computer Equipment Rack |
US8041521B2 (en) * | 2007-11-28 | 2011-10-18 | International Business Machines Corporation | Estimating power consumption of computing components configured in a computing system |
KR101075421B1 (en) * | 2007-12-10 | 2011-10-24 | 한국전자통신연구원 | Apparatus and control method for energy-aware home gateway based on network |
KR100968202B1 (en) * | 2007-12-12 | 2010-07-06 | 한국전자통신연구원 | Cluster System For Reducing Consumption Power And Power Source Management Method Thereof |
US7639486B2 (en) * | 2007-12-13 | 2009-12-29 | International Business Machines Corporation | Rack system providing flexible configuration of computer systems with front access |
US8327173B2 (en) * | 2007-12-17 | 2012-12-04 | Nvidia Corporation | Integrated circuit device core power down independent of peripheral device operation |
US9088176B2 (en) * | 2007-12-17 | 2015-07-21 | Nvidia Corporation | Power management efficiency using DC-DC and linear regulators in conjunction |
KR101459140B1 (en) * | 2007-12-26 | 2014-11-07 | 엘지전자 주식회사 | Apparatus and method for controlling Power Management |
US7441135B1 (en) | 2008-01-14 | 2008-10-21 | International Business Machines Corporation | Adaptive dynamic buffering system for power management in server clusters |
US8447993B2 (en) * | 2008-01-23 | 2013-05-21 | Palo Alto Research Center Incorporated | Integrated energy savings and business operations in data centers |
US7472298B1 (en) * | 2008-01-31 | 2008-12-30 | International Business Machines Corporation | Storage system and method for saving energy based on storage classes with corresponding power saving policies |
US8370663B2 (en) | 2008-02-11 | 2013-02-05 | Nvidia Corporation | Power management with dynamic frequency adjustments |
US20090204837A1 (en) * | 2008-02-11 | 2009-08-13 | Udaykumar Raval | Power control system and method |
US8812971B2 (en) | 2008-02-12 | 2014-08-19 | Accenture Global Services Limited | System for providing strategies to reduce the carbon output and operating costs of a workplace |
US8521476B2 (en) * | 2008-02-12 | 2013-08-27 | Accenture Global Services Limited | System for monitoring the energy efficiency of technology components |
US8395621B2 (en) * | 2008-02-12 | 2013-03-12 | Accenture Global Services Limited | System for providing strategies for increasing efficiency of data centers |
US8438125B2 (en) * | 2008-02-12 | 2013-05-07 | Acenture Global Services Limited | System for assembling behavior models of technology components |
US8636736B2 (en) | 2008-02-14 | 2014-01-28 | Ethicon Endo-Surgery, Inc. | Motorized surgical cutting and fastening instrument |
US7819298B2 (en) | 2008-02-14 | 2010-10-26 | Ethicon Endo-Surgery, Inc. | Surgical stapling apparatus with control features operable with one hand |
US7866527B2 (en) | 2008-02-14 | 2011-01-11 | Ethicon Endo-Surgery, Inc. | Surgical stapling apparatus with interlockable firing system |
US8573465B2 (en) | 2008-02-14 | 2013-11-05 | Ethicon Endo-Surgery, Inc. | Robotically-controlled surgical end effector system with rotary actuated closure systems |
BRPI0901282A2 (en) | 2008-02-14 | 2009-11-17 | Ethicon Endo Surgery Inc | surgical cutting and fixation instrument with rf electrodes |
US9179912B2 (en) | 2008-02-14 | 2015-11-10 | Ethicon Endo-Surgery, Inc. | Robotically-controlled motorized surgical cutting and fastening instrument |
US8758391B2 (en) | 2008-02-14 | 2014-06-24 | Ethicon Endo-Surgery, Inc. | Interchangeable tools for surgical instruments |
US10390823B2 (en) | 2008-02-15 | 2019-08-27 | Ethicon Llc | End effector comprising an adjunct |
EP2245518A4 (en) * | 2008-02-15 | 2013-04-17 | Hewlett Packard Development Co | Changing power states of data handling devices to meet redundancy criterion |
US11272927B2 (en) | 2008-02-15 | 2022-03-15 | Cilag Gmbh International | Layer arrangements for surgical staple cartridges |
US9395787B2 (en) | 2008-02-21 | 2016-07-19 | Hewlett Packard Enterprise Development Lp | Systems and methods of component voltage adjustment |
US8813143B2 (en) * | 2008-02-26 | 2014-08-19 | Time Warner Enterprises LLC | Methods and apparatus for business-based network resource allocation |
US8249902B2 (en) * | 2008-02-29 | 2012-08-21 | Solarcity Corporation | Methods of processing information in solar energy system |
US7904382B2 (en) * | 2008-03-11 | 2011-03-08 | Solarcity Corporation | Methods for financing renewable energy systems |
JP5181181B2 (en) * | 2008-03-11 | 2013-04-10 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Power saving method for computer system |
US20090235106A1 (en) * | 2008-03-13 | 2009-09-17 | Easton John P | Method, system and apparatus for determining the power supply requirements of a data processing system |
US7925552B2 (en) * | 2008-03-13 | 2011-04-12 | Solarcity Corporation | Renewable energy system monitor |
US20090234685A1 (en) * | 2008-03-13 | 2009-09-17 | Ben Tarbell | Renewable energy system maintenance business model |
US8306652B2 (en) * | 2008-03-14 | 2012-11-06 | International Business Machines Corporation | Dual-band communication of management traffic in a blade server system |
WO2009117741A1 (en) * | 2008-03-21 | 2009-09-24 | The Trustees Of Columbia University In The City Of New York | Decision support control centers |
WO2009117742A1 (en) * | 2008-03-21 | 2009-09-24 | The Trustees Of Columbia University In The City Of New York | Methods and systems of determining the effectiveness of capital improvement projects |
US20090240881A1 (en) * | 2008-03-24 | 2009-09-24 | Munif Farhan Halloush | System and Method for Information Handling System Operation With Different Types of Permanent Storage Devices |
JP4724730B2 (en) * | 2008-04-09 | 2011-07-13 | 株式会社日立製作所 | Information processing system operation management method, operation management program, operation management apparatus, and information processing system |
WO2009126154A1 (en) * | 2008-04-10 | 2009-10-15 | Hewlett-Packard Development Company, L.P. | Virtual machine migration according to environmental data |
US9423846B2 (en) | 2008-04-10 | 2016-08-23 | Nvidia Corporation | Powered ring to maintain IO state independent of the core of an integrated circuit device |
US8762759B2 (en) * | 2008-04-10 | 2014-06-24 | Nvidia Corporation | Responding to interrupts while in a reduced power state |
US9923790B2 (en) * | 2008-04-14 | 2018-03-20 | Evertz Microsystems Ltd. | Method and system for monitoring and controlling a video signal network |
US20140298349A1 (en) * | 2008-04-21 | 2014-10-02 | Adaptive Computing Enterprises, Inc. | System and Method for Managing Energy Consumption in a Compute Environment |
US9405348B2 (en) * | 2008-04-21 | 2016-08-02 | Adaptive Computing Enterprises, Inc | System and method for managing energy consumption in a compute environment |
AU2008355092A1 (en) | 2008-04-21 | 2009-10-29 | Adaptive Computing Enterprises, Inc. | System and method for managing energy consumption in a compute environment |
US7756652B2 (en) * | 2008-04-24 | 2010-07-13 | Oracle America, Inc. | Estimating a power utilization of a computer system |
US7898117B2 (en) * | 2008-05-22 | 2011-03-01 | International Business Machines Corporation | Modular racks and methods of use |
US8145931B2 (en) * | 2008-05-27 | 2012-03-27 | Sharp Laboratories Of America, Inc. | Imaging device with adaptive power saving behavior and method for use thereon |
US8103884B2 (en) | 2008-06-25 | 2012-01-24 | International Business Machines Corporation | Managing power consumption of a computer |
JP4679610B2 (en) * | 2008-06-30 | 2011-04-27 | 株式会社東芝 | Information processing device |
TW201004215A (en) * | 2008-07-04 | 2010-01-16 | Inventec Corp | The bypass control module and network system apparatus thereof and control method of the network system |
US20100010939A1 (en) * | 2008-07-12 | 2010-01-14 | David Arfin | Renewable energy system business tuning |
US20100057480A1 (en) * | 2008-08-27 | 2010-03-04 | David Arfin | Energy Services |
US20100057544A1 (en) * | 2008-09-03 | 2010-03-04 | Ben Tarbell | Renewable energy employee and employer group discounting |
US7953518B2 (en) * | 2008-09-08 | 2011-05-31 | Microsoft Corporation | Energy cost reduction and ad delivery |
US8335213B2 (en) * | 2008-09-11 | 2012-12-18 | Juniper Networks, Inc. | Methods and apparatus related to low latency within a data center |
US8031612B2 (en) * | 2008-09-11 | 2011-10-04 | Intel Corporation | Altering operation of a network interface controller based on network traffic |
US9847953B2 (en) * | 2008-09-11 | 2017-12-19 | Juniper Networks, Inc. | Methods and apparatus related to virtualization of data center resources |
US11271871B2 (en) | 2008-09-11 | 2022-03-08 | Juniper Networks, Inc. | Methods and apparatus related to a flexible data center security architecture |
US8730954B2 (en) * | 2008-09-11 | 2014-05-20 | Juniper Networks, Inc. | Methods and apparatus related to any-to-any connectivity within a data center |
US8340088B2 (en) * | 2008-09-11 | 2012-12-25 | Juniper Networks, Inc. | Methods and apparatus related to a low cost data center architecture |
US8265071B2 (en) | 2008-09-11 | 2012-09-11 | Juniper Networks, Inc. | Methods and apparatus related to a flexible data center security architecture |
US8755396B2 (en) * | 2008-09-11 | 2014-06-17 | Juniper Networks, Inc. | Methods and apparatus related to flow control within a data center switch fabric |
EP2166704A1 (en) * | 2008-09-22 | 2010-03-24 | Nokia Siemens Networks OY | The energy profile generator - a device for constructing and storing energy profiles |
US9386983B2 (en) | 2008-09-23 | 2016-07-12 | Ethicon Endo-Surgery, Llc | Robotically-controlled motorized surgical instrument |
US9005230B2 (en) | 2008-09-23 | 2015-04-14 | Ethicon Endo-Surgery, Inc. | Motorized surgical instrument |
US8210411B2 (en) | 2008-09-23 | 2012-07-03 | Ethicon Endo-Surgery, Inc. | Motor-driven surgical cutting instrument |
US11648005B2 (en) | 2008-09-23 | 2023-05-16 | Cilag Gmbh International | Robotically-controlled motorized surgical instrument with an end effector |
US8041976B2 (en) * | 2008-10-01 | 2011-10-18 | International Business Machines Corporation | Power management for clusters of computers |
US8608045B2 (en) | 2008-10-10 | 2013-12-17 | Ethicon Endo-Sugery, Inc. | Powered surgical cutting and stapling apparatus with manually retractable firing system |
US8176304B2 (en) * | 2008-10-22 | 2012-05-08 | Oracle America, Inc. | Mechanism for performing function level reset in an I/O device |
US8291243B2 (en) * | 2008-10-24 | 2012-10-16 | International Business Machines Corporation | Adaptive computing responsive to environmental conditions |
US20100111105A1 (en) * | 2008-10-30 | 2010-05-06 | Ken Hamilton | Data center and data center design |
US8514215B2 (en) * | 2008-11-12 | 2013-08-20 | International Business Machines Corporation | Dynamically managing power consumption of a computer with graphics adapter configurations |
GB2465599B8 (en) * | 2008-11-24 | 2010-11-10 | 1E Ltd | Power management of computers. |
US8209056B2 (en) | 2008-11-25 | 2012-06-26 | American Power Conversion Corporation | System and method for assessing and managing data center airflow and energy usage |
US8594955B2 (en) | 2008-12-03 | 2013-11-26 | International Business Machines Corporation | Establishing a power profile for generating electrical ratings |
CN101751000B (en) * | 2008-12-04 | 2013-01-09 | 鸿富锦精密工业(深圳)有限公司 | Interruption control system and control method thereof |
JP5253143B2 (en) * | 2008-12-26 | 2013-07-31 | キヤノン株式会社 | Information processing apparatus, information processing apparatus control method, and program |
US9389919B2 (en) * | 2009-01-23 | 2016-07-12 | Hewlett Packard Enterprise Development Lp | Managing workload distribution among computer systems based on intersection of throughput and latency models |
US9105323B2 (en) * | 2009-01-23 | 2015-08-11 | Micron Technology, Inc. | Memory device power managers and methods |
US8517239B2 (en) | 2009-02-05 | 2013-08-27 | Ethicon Endo-Surgery, Inc. | Surgical stapling instrument comprising a magnetic element driver |
US8444036B2 (en) | 2009-02-06 | 2013-05-21 | Ethicon Endo-Surgery, Inc. | Motor driven surgical fastener device with mechanisms for adjusting a tissue gap within the end effector |
BRPI1008667A2 (en) | 2009-02-06 | 2016-03-08 | Ethicom Endo Surgery Inc | improvement of the operated surgical stapler |
US8276010B2 (en) * | 2009-02-12 | 2012-09-25 | Cisco Technology, Inc. | Network based system to control and monitor power consumption of networked elements |
US8560677B2 (en) * | 2009-02-13 | 2013-10-15 | Schneider Electric It Corporation | Data center control |
US9519517B2 (en) * | 2009-02-13 | 2016-12-13 | Schneider Electtic It Corporation | Data center control |
US9778718B2 (en) | 2009-02-13 | 2017-10-03 | Schneider Electric It Corporation | Power supply and data center control |
WO2010096783A1 (en) | 2009-02-20 | 2010-08-26 | The Trustees Of Columbia University In The City Of New York | Dynamic contingency avoidance and mitigation system |
US8225119B2 (en) * | 2009-02-23 | 2012-07-17 | Microsoft Corporation | Energy-aware server management |
US8365175B2 (en) * | 2009-03-10 | 2013-01-29 | International Business Machines Corporation | Power management using dynamic application scheduling |
US20100241760A1 (en) * | 2009-03-18 | 2010-09-23 | Microsoft Corporation | Web Front-End Throttling |
US8575972B2 (en) * | 2009-03-23 | 2013-11-05 | Advanced Micro Devices, Inc. | Digital frequency synthesizer device and method thereof |
US8977752B2 (en) | 2009-04-16 | 2015-03-10 | International Business Machines Company | Event-based dynamic resource provisioning |
US8589926B2 (en) * | 2009-05-07 | 2013-11-19 | International Business Machines Corporation | Adjusting processor utilization data in polling environments |
US20100287390A1 (en) * | 2009-05-07 | 2010-11-11 | Wayne Yu | Device, system and method for computer network traffic monitoring, distribution and power management |
US8356193B2 (en) * | 2009-05-19 | 2013-01-15 | International Business Machines Corporation | Scaling energy use in a virtualized environment |
WO2010138906A1 (en) * | 2009-05-28 | 2010-12-02 | The Trustees Of Columbia University In The City Of Newyork | Capital asset planning system |
US8725625B2 (en) | 2009-05-28 | 2014-05-13 | The Trustees Of Columbia University In The City Of New York | Capital asset planning system |
US20100306014A1 (en) * | 2009-06-01 | 2010-12-02 | Consolidated Edison Company | Utility service component reliability and management |
US9866609B2 (en) | 2009-06-08 | 2018-01-09 | Time Warner Cable Enterprises Llc | Methods and apparatus for premises content distribution |
EP2441007A1 (en) | 2009-06-09 | 2012-04-18 | Google, Inc. | Programming of dimm termination resistance values |
IT1394342B1 (en) * | 2009-06-15 | 2012-06-06 | St Microelectronics Srl | "ENERGY SAVING IN ON-CHIP SYSTEMS" |
US20100318827A1 (en) * | 2009-06-15 | 2010-12-16 | Microsoft Corporation | Energy use profiling for workload transfer |
US8839254B2 (en) * | 2009-06-26 | 2014-09-16 | Microsoft Corporation | Precomputation for data center load balancing |
JP5451216B2 (en) * | 2009-06-30 | 2014-03-26 | キヤノン株式会社 | Information processing apparatus, control method for information processing apparatus, and control program |
ES2406706T3 (en) * | 2009-07-03 | 2013-06-07 | Deutsche Telekom Ag | Procedure and hierarchical communication network for adaptive control of network sources |
CN202795224U (en) * | 2009-07-15 | 2013-03-13 | 霍为民 | Control circuit eliminating computer standby power consumption |
CN101615065B (en) * | 2009-07-29 | 2011-07-20 | 浪潮电子信息产业股份有限公司 | Method for dynamically distributing power of computer power supply based on strategy |
US8468380B2 (en) * | 2009-07-31 | 2013-06-18 | Dell Products, Lp | Power consumption monitor and method therefor |
CN201490717U (en) * | 2009-08-31 | 2010-05-26 | 南京德朔实业有限公司 | Multiple protection of electric tool |
GB2473195B (en) * | 2009-09-02 | 2012-01-11 | 1E Ltd | Controlling the power state of a computer |
GB2473194A (en) * | 2009-09-02 | 2011-03-09 | 1E Ltd | Monitoring the performance of a computer based on the value of a net useful activity metric |
GB2473196B (en) * | 2009-09-02 | 2012-01-04 | 1E Ltd | Monitoring the performance of and controlling a computer |
US8339626B2 (en) * | 2009-09-08 | 2012-12-25 | Samsung Electronics Co., Ltd. | Image forming apparatus and controlling method thereof |
US8422365B2 (en) * | 2009-09-21 | 2013-04-16 | Cisco Technology, Inc. | Energy efficient scaling of network appliance service performance |
US9054990B2 (en) | 2009-10-30 | 2015-06-09 | Iii Holdings 2, Llc | System and method for data center security enhancements leveraging server SOCs or server fabrics |
US9465771B2 (en) | 2009-09-24 | 2016-10-11 | Iii Holdings 2, Llc | Server on a chip and node cards comprising one or more of same |
US9876735B2 (en) | 2009-10-30 | 2018-01-23 | Iii Holdings 2, Llc | Performance and power optimized computer system architectures and methods leveraging power optimized tree fabric interconnect |
US20110103391A1 (en) * | 2009-10-30 | 2011-05-05 | Smooth-Stone, Inc. C/O Barry Evans | System and method for high-performance, low-power data center interconnect fabric |
US9077654B2 (en) | 2009-10-30 | 2015-07-07 | Iii Holdings 2, Llc | System and method for data center security enhancements leveraging managed server SOCs |
US20130107444A1 (en) | 2011-10-28 | 2013-05-02 | Calxeda, Inc. | System and method for flexible storage and networking provisioning in large scalable processor installations |
US8599863B2 (en) | 2009-10-30 | 2013-12-03 | Calxeda, Inc. | System and method for using a multi-protocol fabric module across a distributed server interconnect fabric |
US20110087522A1 (en) * | 2009-10-08 | 2011-04-14 | International Business Machines Corporation | Method for deploying a probing environment for provisioned services to recommend optimal balance in service level agreement user experience and environmental metrics |
US20110106935A1 (en) * | 2009-10-29 | 2011-05-05 | International Business Machines Corporation | Power management for idle system in clusters |
US10877695B2 (en) | 2009-10-30 | 2020-12-29 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US11720290B2 (en) | 2009-10-30 | 2023-08-08 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US9680770B2 (en) | 2009-10-30 | 2017-06-13 | Iii Holdings 2, Llc | System and method for using a multi-protocol fabric module across a distributed server interconnect fabric |
US9565789B2 (en) * | 2009-10-30 | 2017-02-07 | Hewlett Packard Enterprise Development Lp | Determining regions of influence of fluid moving devices |
US9311269B2 (en) | 2009-10-30 | 2016-04-12 | Iii Holdings 2, Llc | Network proxy for high-performance, low-power data center interconnect fabric |
US9648102B1 (en) | 2012-12-27 | 2017-05-09 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US8972702B2 (en) * | 2009-11-30 | 2015-03-03 | Intenational Business Machines Corporation | Systems and methods for power management in a high performance computing (HPC) cluster |
US8212427B2 (en) | 2009-12-03 | 2012-07-03 | American Power Converison Corporation | Apparatus and method for scalable power distribution |
US8851354B2 (en) | 2009-12-24 | 2014-10-07 | Ethicon Endo-Surgery, Inc. | Surgical cutting instrument that analyzes tissue thickness |
US8220688B2 (en) | 2009-12-24 | 2012-07-17 | Ethicon Endo-Surgery, Inc. | Motor-driven surgical cutting instrument with electric actuator directional control assembly |
US9256265B2 (en) | 2009-12-30 | 2016-02-09 | Nvidia Corporation | Method and system for artificially and dynamically limiting the framerate of a graphics processing unit |
US9830889B2 (en) | 2009-12-31 | 2017-11-28 | Nvidia Corporation | Methods and system for artifically and dynamically limiting the display resolution of an application |
US8671413B2 (en) | 2010-01-11 | 2014-03-11 | Qualcomm Incorporated | System and method of dynamic clock and voltage scaling for workload based power management of a wireless mobile device |
CN102129284B (en) * | 2010-01-18 | 2013-11-06 | 华为技术有限公司 | Method, device and system for reducing power consumption of business system |
US8324907B2 (en) * | 2010-01-25 | 2012-12-04 | American Power Conversion Corporation | Electrical connection quality detection |
WO2011099099A1 (en) * | 2010-02-10 | 2011-08-18 | 日本電気株式会社 | Storage device |
US20110208854A1 (en) * | 2010-02-19 | 2011-08-25 | Microsoft Corporation | Dynamic traffic control using feedback loop |
WO2011106511A1 (en) | 2010-02-24 | 2011-09-01 | The Trustees Of Columbia University In The City Of New York | Metric monitoring and financial validation system for tracking performance of improvement to an infrastructure |
US8812674B2 (en) * | 2010-03-03 | 2014-08-19 | Microsoft Corporation | Controlling state transitions in a system |
US9813252B2 (en) | 2010-03-23 | 2017-11-07 | Juniper Networks, Inc. | Multicasting within a distributed control plane of a switch |
US9240923B2 (en) | 2010-03-23 | 2016-01-19 | Juniper Networks, Inc. | Methods and apparatus for automatically provisioning resources within a distributed control plane of a switch |
US8839027B2 (en) | 2010-04-06 | 2014-09-16 | Dell Products L.P. | System and method for redundant object storage |
US8543858B2 (en) * | 2010-04-07 | 2013-09-24 | Broadcom Corporation | System and method for managing network devices that deliver an application service using energy savings information |
EP2375527B1 (en) * | 2010-04-12 | 2018-09-19 | Samsung Electronics Co., Ltd. | Demand Response Method and Demand Response System |
US8656198B2 (en) * | 2010-04-26 | 2014-02-18 | Advanced Micro Devices | Method and apparatus for memory power management |
WO2011134716A1 (en) | 2010-04-26 | 2011-11-03 | International Business Machines Corporation | Managing a multiprocessing computer system |
US9207993B2 (en) | 2010-05-13 | 2015-12-08 | Microsoft Technology Licensing, Llc | Dynamic application placement based on cost and availability of energy in datacenters |
US8839006B2 (en) | 2010-05-28 | 2014-09-16 | Nvidia Corporation | Power consumption reduction systems and methods |
US8364940B2 (en) | 2010-05-28 | 2013-01-29 | Microsoft Corporation | Automatically starting servers at low temperatures |
JP2013538543A (en) | 2010-07-16 | 2013-10-10 | ザ トラスティーズ オブ コロンビア ユニバーシティ イン ザ シティー オブ ニューヨーク | Machine learning for power grids |
US8615687B2 (en) * | 2010-07-23 | 2013-12-24 | Arm Limited | Data processing system and method for regulating a voltage supply to functional circuitry of the data processing system |
CA2806549C (en) | 2010-07-26 | 2014-10-28 | Seven Networks, Inc. | Context aware traffic management for resource conservation in a wireless network |
WO2012018556A2 (en) | 2010-07-26 | 2012-02-09 | Ari Backholm | Mobile application traffic optimization |
US8783543B2 (en) | 2010-07-30 | 2014-07-22 | Ethicon Endo-Surgery, Inc. | Tissue acquisition arrangements and methods for surgical stapling devices |
US8509959B2 (en) | 2010-08-12 | 2013-08-13 | Schneider Electric It Corporation | System and method for predicting transient cooling performance for a data center |
US20120042313A1 (en) * | 2010-08-13 | 2012-02-16 | Weng-Hang Tam | System having tunable performance, and associated method |
US8799685B2 (en) | 2010-08-25 | 2014-08-05 | Advanced Micro Devices, Inc. | Circuits and methods for providing adjustable power consumption |
US8996141B1 (en) * | 2010-08-26 | 2015-03-31 | Dunan Microstaq, Inc. | Adaptive predictive functional controller |
WO2012027201A1 (en) | 2010-08-27 | 2012-03-01 | Raytheon Company | Controller and a method for power sequencing a computer |
US8256305B2 (en) | 2010-09-21 | 2012-09-04 | American Power Conversion Corporation | System and method for air containment zone pressure differential detection |
US9861361B2 (en) | 2010-09-30 | 2018-01-09 | Ethicon Llc | Releasable tissue thickness compensator and fastener cartridge having the same |
US9629814B2 (en) | 2010-09-30 | 2017-04-25 | Ethicon Endo-Surgery, Llc | Tissue thickness compensator configured to redistribute compressive forces |
US9386988B2 (en) | 2010-09-30 | 2016-07-12 | Ethicon End-Surgery, LLC | Retainer assembly including a tissue thickness compensator |
US11298125B2 (en) | 2010-09-30 | 2022-04-12 | Cilag Gmbh International | Tissue stapler having a thickness compensator |
US8864009B2 (en) | 2010-09-30 | 2014-10-21 | Ethicon Endo-Surgery, Inc. | Tissue thickness compensator for a surgical stapler comprising an adjustable anvil |
US9839420B2 (en) | 2010-09-30 | 2017-12-12 | Ethicon Llc | Tissue thickness compensator comprising at least one medicament |
US9232941B2 (en) | 2010-09-30 | 2016-01-12 | Ethicon Endo-Surgery, Inc. | Tissue thickness compensator comprising a reservoir |
US11812965B2 (en) | 2010-09-30 | 2023-11-14 | Cilag Gmbh International | Layer of material for a surgical end effector |
US10945731B2 (en) | 2010-09-30 | 2021-03-16 | Ethicon Llc | Tissue thickness compensator comprising controlled release and expansion |
US11849952B2 (en) | 2010-09-30 | 2023-12-26 | Cilag Gmbh International | Staple cartridge comprising staples positioned within a compressible portion thereof |
US9364233B2 (en) | 2010-09-30 | 2016-06-14 | Ethicon Endo-Surgery, Llc | Tissue thickness compensators for circular surgical staplers |
US8695866B2 (en) | 2010-10-01 | 2014-04-15 | Ethicon Endo-Surgery, Inc. | Surgical instrument having a power control circuit |
US8849469B2 (en) | 2010-10-28 | 2014-09-30 | Microsoft Corporation | Data center system that accommodates episodic computation |
US8516284B2 (en) | 2010-11-04 | 2013-08-20 | International Business Machines Corporation | Saving power by placing inactive computing devices in optimized configuration corresponding to a specific constraint |
US9063738B2 (en) | 2010-11-22 | 2015-06-23 | Microsoft Technology Licensing, Llc | Dynamically placing computing jobs |
US8868936B2 (en) * | 2010-11-29 | 2014-10-21 | Cisco Technology, Inc. | Dynamic power balancing among blade servers in a chassis |
US8648708B2 (en) * | 2010-12-03 | 2014-02-11 | Rockwell Automation Technologies, Inc. | Method and apparatus for redefining electrical power system wiring |
KR20120076662A (en) * | 2010-12-09 | 2012-07-09 | 한국전자통신연구원 | Apparatus and method for managing energy source |
CN102043456A (en) * | 2010-12-10 | 2011-05-04 | 曙光信息产业(北京)有限公司 | Power supply allocation method of blade server |
US9282060B2 (en) | 2010-12-15 | 2016-03-08 | Juniper Networks, Inc. | Methods and apparatus for dynamic resource management within a distributed control plane of a switch |
US8825451B2 (en) | 2010-12-16 | 2014-09-02 | Schneider Electric It Corporation | System and methods for rack cooling analysis |
US8688413B2 (en) | 2010-12-30 | 2014-04-01 | Christopher M. Healey | System and method for sequential placement of cooling resources within data center layouts |
KR101758883B1 (en) | 2011-01-10 | 2017-07-31 | 스토론 리미티드 | Large scale storage system |
US8850251B1 (en) * | 2011-01-19 | 2014-09-30 | Intellectual Ventures Fund 79 Llc | Methods, devices, and mediums associated with controlling a power mode |
US9098257B2 (en) * | 2011-02-03 | 2015-08-04 | Dell Products L.P. | Information handling system server architecture for improved management communication |
US20120215957A1 (en) * | 2011-02-17 | 2012-08-23 | Byungcheol Cho | Semiconductor storage device-based cache storage system |
US8595550B1 (en) | 2011-03-30 | 2013-11-26 | Google Inc. | Back-up power for a network switch |
US8572421B2 (en) | 2011-04-05 | 2013-10-29 | Apple Inc. | Adjusting device performance based on processing profiles |
US8856571B2 (en) | 2011-04-05 | 2014-10-07 | Apple Inc. | Adjusting device performance over multiple time domains |
JP6026509B2 (en) | 2011-04-29 | 2016-11-16 | エシコン・エンド−サージェリィ・インコーポレイテッドEthicon Endo−Surgery,Inc. | Staple cartridge including staples disposed within a compressible portion of the staple cartridge itself |
US11207064B2 (en) | 2011-05-27 | 2021-12-28 | Cilag Gmbh International | Automated end effector component reloading system for use with a robotic system |
US9072535B2 (en) | 2011-05-27 | 2015-07-07 | Ethicon Endo-Surgery, Inc. | Surgical stapling instruments with rotatable staple deployment arrangements |
TWI411375B (en) * | 2011-06-21 | 2013-10-01 | Quanta Comp Inc | Rack server system |
CN102841579A (en) * | 2011-06-24 | 2012-12-26 | 鸿富锦精密工业(深圳)有限公司 | Server heat dissipation control system and method |
US9450838B2 (en) | 2011-06-27 | 2016-09-20 | Microsoft Technology Licensing, Llc | Resource management for cloud computing platforms |
US9595054B2 (en) | 2011-06-27 | 2017-03-14 | Microsoft Technology Licensing, Llc | Resource management for cloud computing platforms |
US8185758B2 (en) | 2011-06-30 | 2012-05-22 | Intel Corporation | Method and system for determining an energy-efficient operating point of a platform |
US8868955B2 (en) | 2011-07-01 | 2014-10-21 | Intel Corporation | Enhanced interconnect link width modulation for power savings |
US8966300B2 (en) | 2011-10-04 | 2015-02-24 | Ericsson Modems Sa | DFVS-enabled multiprocessor |
TWI463831B (en) * | 2011-10-05 | 2014-12-01 | Quanta Comp Inc | Server cluster and control method thereof |
US9092594B2 (en) | 2011-10-31 | 2015-07-28 | Iii Holdings 2, Llc | Node card management in a modular and large scalable server system |
US8811177B1 (en) | 2011-11-03 | 2014-08-19 | Jpmorgan Chase Bank, N.A. | Method and system for implementing a network analysis tool for endpoints deployments |
US8904208B2 (en) | 2011-11-04 | 2014-12-02 | International Business Machines Corporation | Run-time task-level dynamic energy management |
US9703668B2 (en) * | 2011-11-10 | 2017-07-11 | Genesys Telecommunications Laboratories, Inc. | System for interacting with a web visitor |
US8862924B2 (en) | 2011-11-15 | 2014-10-14 | Advanced Micro Devices, Inc. | Processor with power control via instruction issuance |
WO2013076725A1 (en) | 2011-11-21 | 2013-05-30 | N-Trig Ltd. | Customizing operation of a touch screen |
US9172583B1 (en) * | 2011-11-22 | 2015-10-27 | Crimson Corporation | Actively provisioning a managed node |
US8862909B2 (en) | 2011-12-02 | 2014-10-14 | Advanced Micro Devices, Inc. | System and method for determining a power estimate for an I/O controller based on monitored activity levels and adjusting power limit of processing units by comparing the power estimate with an assigned power limit for the I/O controller |
US8924758B2 (en) | 2011-12-13 | 2014-12-30 | Advanced Micro Devices, Inc. | Method for SOC performance and power optimization |
US9952103B2 (en) | 2011-12-22 | 2018-04-24 | Schneider Electric It Corporation | Analysis of effect of transient events on temperature in a data center |
AU2011383606A1 (en) | 2011-12-22 | 2014-07-17 | Schneider Electric It Corporation | System and method for prediction of temperature values in an electronics system |
US9021499B2 (en) | 2012-01-10 | 2015-04-28 | Hewlett-Packard Development Company, L.P. | Moving a logical device between processor modules in response to identifying a varying load pattern |
US9773344B2 (en) | 2012-01-11 | 2017-09-26 | Nvidia Corporation | Graphics processor clock scaling based on idle time |
US9044230B2 (en) | 2012-02-13 | 2015-06-02 | Ethicon Endo-Surgery, Inc. | Surgical cutting and fastening instrument with apparatus for determining cartridge and firing motion status |
JP6305979B2 (en) | 2012-03-28 | 2018-04-04 | エシコン・エンド−サージェリィ・インコーポレイテッドEthicon Endo−Surgery,Inc. | Tissue thickness compensator with multiple layers |
MX353040B (en) | 2012-03-28 | 2017-12-18 | Ethicon Endo Surgery Inc | Retainer assembly including a tissue thickness compensator. |
BR112014024098B1 (en) | 2012-03-28 | 2021-05-25 | Ethicon Endo-Surgery, Inc. | staple cartridge |
US9991703B1 (en) | 2012-03-31 | 2018-06-05 | Western Digital Technologies, Inc. | Dual wall input for network attached storage device |
US9535472B1 (en) | 2012-03-31 | 2017-01-03 | Western Digital Technologies, Inc. | Redundant power backplane for NAS storage device |
US8538792B1 (en) | 2012-04-26 | 2013-09-17 | Jpmorgan Chase Bank, N.A. | Method and system for determining total cost of ownership |
US9104639B2 (en) * | 2012-05-01 | 2015-08-11 | SEAKR Engineering, Inc. | Distributed mesh-based memory and computing architecture |
CN102692988A (en) * | 2012-05-15 | 2012-09-26 | 浪潮电子信息产业股份有限公司 | A power consumption method on a blade server |
US9207731B2 (en) * | 2012-05-18 | 2015-12-08 | Hewlett-Packard Development Company, L.P. | Data switch with power budgeting |
US9275690B2 (en) | 2012-05-30 | 2016-03-01 | Tahoe Rf Semiconductor, Inc. | Power management in an electronic system through reducing energy usage of a battery and/or controlling an output power of an amplifier thereof |
US9101358B2 (en) | 2012-06-15 | 2015-08-11 | Ethicon Endo-Surgery, Inc. | Articulatable surgical instrument comprising a firing drive |
WO2014002094A2 (en) | 2012-06-25 | 2014-01-03 | Storone Ltd. | System and method for datacenters disaster recovery |
US9053244B2 (en) | 2012-06-28 | 2015-06-09 | Intel Corporation | Utilization-aware low-overhead link-width modulation for power reduction in interconnects |
US11202631B2 (en) | 2012-06-28 | 2021-12-21 | Cilag Gmbh International | Stapling assembly comprising a firing lockout |
US9289256B2 (en) | 2012-06-28 | 2016-03-22 | Ethicon Endo-Surgery, Llc | Surgical end effectors having angled tissue-contacting surfaces |
BR112014032776B1 (en) | 2012-06-28 | 2021-09-08 | Ethicon Endo-Surgery, Inc | SURGICAL INSTRUMENT SYSTEM AND SURGICAL KIT FOR USE WITH A SURGICAL INSTRUMENT SYSTEM |
US9649111B2 (en) | 2012-06-28 | 2017-05-16 | Ethicon Endo-Surgery, Llc | Replaceable clip cartridge for a clip applier |
US20140001231A1 (en) | 2012-06-28 | 2014-01-02 | Ethicon Endo-Surgery, Inc. | Firing system lockout arrangements for surgical instruments |
US9204879B2 (en) | 2012-06-28 | 2015-12-08 | Ethicon Endo-Surgery, Inc. | Flexible drive member |
EP2866686A1 (en) | 2012-06-28 | 2015-05-06 | Ethicon Endo-Surgery, Inc. | Empty clip cartridge lockout |
US20140001234A1 (en) | 2012-06-28 | 2014-01-02 | Ethicon Endo-Surgery, Inc. | Coupling arrangements for attaching surgical end effectors to drive systems therefor |
US9854280B2 (en) | 2012-07-10 | 2017-12-26 | Time Warner Cable Enterprises Llc | Apparatus and methods for selective enforcement of secondary content viewing |
US9509351B2 (en) | 2012-07-27 | 2016-11-29 | Tahoe Rf Semiconductor, Inc. | Simultaneous accommodation of a low power signal and an interfering signal in a radio frequency (RF) receiver |
US8848699B2 (en) | 2012-08-08 | 2014-09-30 | Nebula, Inc. | Devices, systems, and methods for distributed monitoring and control of networked server computers |
US8862155B2 (en) | 2012-08-30 | 2014-10-14 | Time Warner Cable Enterprises Llc | Apparatus and methods for enabling location-based services within a premises |
US9141426B2 (en) * | 2012-09-28 | 2015-09-22 | Intel Corporation | Processor having per core and package level P0 determination functionality |
US9183171B2 (en) | 2012-09-29 | 2015-11-10 | Intel Corporation | Fast deskew when exiting low-power partial-width high speed link state |
TW201322685A (en) * | 2012-10-24 | 2013-06-01 | Cal Comp Electronics & Comm Co | System and method for restoring network configuration parameters |
US9244518B2 (en) * | 2012-12-20 | 2016-01-26 | Xerox Corporation | Multi-mode device power-saving optimization |
US9360918B2 (en) | 2012-12-21 | 2016-06-07 | Advanced Micro Devices, Inc. | Power control for multi-core data processor |
US9223383B2 (en) | 2012-12-21 | 2015-12-29 | Advanced Micro Devices, Inc. | Guardband reduction for multi-core data processor |
US9811874B2 (en) | 2012-12-31 | 2017-11-07 | Nvidia Corporation | Frame times by dynamically adjusting frame buffer resolution |
US20140195672A1 (en) * | 2013-01-09 | 2014-07-10 | Microsoft Corporation | Automated failure handling through isolation |
US10205705B2 (en) * | 2013-01-24 | 2019-02-12 | Blackberry Limited | Method and system for managing a VPN connection |
US9575542B2 (en) * | 2013-01-31 | 2017-02-21 | Hewlett Packard Enterprise Development Lp | Computer power management |
US9122505B1 (en) | 2013-01-31 | 2015-09-01 | Parallels IP Holdings GmbH | System and method for handling I/O timeout deadlines in virtualized systems |
US10002041B1 (en) | 2013-02-01 | 2018-06-19 | Jpmorgan Chase Bank, N.A. | System and method for maintaining the health of a machine |
US9720655B1 (en) | 2013-02-01 | 2017-08-01 | Jpmorgan Chase Bank, N.A. | User interface event orchestration |
US9088459B1 (en) | 2013-02-22 | 2015-07-21 | Jpmorgan Chase Bank, N.A. | Breadth-first resource allocation system and methods |
JP6345707B2 (en) | 2013-03-01 | 2018-06-20 | エシコン・エンド−サージェリィ・インコーポレイテッドEthicon Endo−Surgery,Inc. | Surgical instrument with soft stop |
BR112015021098B1 (en) | 2013-03-01 | 2022-02-15 | Ethicon Endo-Surgery, Inc | COVERAGE FOR A JOINT JOINT AND SURGICAL INSTRUMENT |
US9456799B2 (en) | 2013-03-08 | 2016-10-04 | Virtual Imaging, Inc. | Modality with multicomputer system and powering sequence therefor |
US9808244B2 (en) | 2013-03-14 | 2017-11-07 | Ethicon Llc | Sensor arrangements for absolute positioning system for surgical instruments |
US9629629B2 (en) | 2013-03-14 | 2017-04-25 | Ethicon Endo-Surgey, LLC | Control systems for surgical instruments |
US9135324B1 (en) * | 2013-03-15 | 2015-09-15 | Ca, Inc. | System and method for analysis of process data and discovery of situational and complex applications |
US9531070B2 (en) | 2013-03-15 | 2016-12-27 | Christopher T. Schiller | Extending beamforming capability of a coupled voltage controlled oscillator (VCO) array during local oscillator (LO) signal generation through accommodating differential coupling between VCOs thereof |
US9837714B2 (en) | 2013-03-15 | 2017-12-05 | Integrated Device Technology, Inc. | Extending beamforming capability of a coupled voltage controlled oscillator (VCO) array during local oscillator (LO) signal generation through a circular configuration thereof |
US9716315B2 (en) | 2013-03-15 | 2017-07-25 | Gigpeak, Inc. | Automatic high-resolution adaptive beam-steering |
US9666942B2 (en) | 2013-03-15 | 2017-05-30 | Gigpeak, Inc. | Adaptive transmit array for beam-steering |
US9184498B2 (en) | 2013-03-15 | 2015-11-10 | Gigoptix, Inc. | Extending beamforming capability of a coupled voltage controlled oscillator (VCO) array during local oscillator (LO) signal generation through fine control of a tunable frequency of a tank circuit of a VCO thereof |
US9780449B2 (en) | 2013-03-15 | 2017-10-03 | Integrated Device Technology, Inc. | Phase shift based improved reference input frequency signal injection into a coupled voltage controlled oscillator (VCO) array during local oscillator (LO) signal generation to reduce a phase-steering requirement during beamforming |
US9722310B2 (en) | 2013-03-15 | 2017-08-01 | Gigpeak, Inc. | Extending beamforming capability of a coupled voltage controlled oscillator (VCO) array during local oscillator (LO) signal generation through frequency multiplication |
JP2016519364A (en) | 2013-03-21 | 2016-06-30 | ストローン リミテッド | Deployment of data path related plug-ins |
US9867612B2 (en) | 2013-04-16 | 2018-01-16 | Ethicon Llc | Powered surgical stapler |
BR112015026109B1 (en) | 2013-04-16 | 2022-02-22 | Ethicon Endo-Surgery, Inc | surgical instrument |
US8868954B1 (en) * | 2013-05-21 | 2014-10-21 | Microsoft Corporation | Low cost storage for rarely read data |
US9665154B2 (en) | 2013-05-31 | 2017-05-30 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Subsystem-level power management in a multi-node virtual machine environment |
US20140365269A1 (en) * | 2013-06-10 | 2014-12-11 | Internationl Business Machines Corporation | Failure prediction based preventative maintenance planning on asset network system |
US9477276B2 (en) * | 2013-06-13 | 2016-10-25 | Dell Products L.P. | System and method for switch management |
KR101997147B1 (en) * | 2013-06-28 | 2019-10-01 | 에스케이하이닉스 주식회사 | Semiconductor system |
US9904486B2 (en) * | 2013-07-17 | 2018-02-27 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Selectively powering a storage device over a data network |
EP2830366A1 (en) * | 2013-07-23 | 2015-01-28 | Thomson Licensing | Method of management of a wireless interface of a device and corresponding wireless device |
JP6416260B2 (en) | 2013-08-23 | 2018-10-31 | エシコン エルエルシー | Firing member retractor for a powered surgical instrument |
US9775609B2 (en) | 2013-08-23 | 2017-10-03 | Ethicon Llc | Tamper proof circuit for surgical instrument battery pack |
US9819436B2 (en) | 2013-08-26 | 2017-11-14 | Coriant Operations, Inc. | Intranodal ROADM fiber management apparatuses, systems, and methods |
US9619410B1 (en) | 2013-10-03 | 2017-04-11 | Jpmorgan Chase Bank, N.A. | Systems and methods for packet switching |
US9373957B2 (en) | 2013-10-16 | 2016-06-21 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Power balancing in power distribution networks |
US9542259B1 (en) | 2013-12-23 | 2017-01-10 | Jpmorgan Chase Bank, N.A. | Automated incident resolution system and method |
US9625888B2 (en) * | 2014-01-03 | 2017-04-18 | Dell Products L.P. | System and method of thermal control in a chassis |
US9868054B1 (en) | 2014-02-10 | 2018-01-16 | Jpmorgan Chase Bank, N.A. | Dynamic game deployment |
US9962161B2 (en) | 2014-02-12 | 2018-05-08 | Ethicon Llc | Deliverable surgical instrument |
US9043031B1 (en) * | 2014-02-20 | 2015-05-26 | Westlake & Eanes Science & Technology Association | Low-cost, high-reliability controller for remotely operated robots |
CN106232029B (en) | 2014-02-24 | 2019-04-12 | 伊西康内外科有限责任公司 | Fastening system including firing member locking piece |
US9354943B2 (en) | 2014-03-19 | 2016-05-31 | International Business Machines Corporation | Power management for multi-core processing systems |
JP6321194B2 (en) | 2014-03-20 | 2018-05-09 | インテル コーポレイション | Method, apparatus and system for controlling power consumption of unused hardware of link interface |
BR112016021943B1 (en) | 2014-03-26 | 2022-06-14 | Ethicon Endo-Surgery, Llc | SURGICAL INSTRUMENT FOR USE BY AN OPERATOR IN A SURGICAL PROCEDURE |
US9820738B2 (en) | 2014-03-26 | 2017-11-21 | Ethicon Llc | Surgical instrument comprising interactive systems |
US9826977B2 (en) | 2014-03-26 | 2017-11-28 | Ethicon Llc | Sterilization verification circuit |
US9750499B2 (en) | 2014-03-26 | 2017-09-05 | Ethicon Llc | Surgical stapling instrument system |
US10299792B2 (en) | 2014-04-16 | 2019-05-28 | Ethicon Llc | Fastener cartridge comprising non-uniform fasteners |
JP6636452B2 (en) | 2014-04-16 | 2020-01-29 | エシコン エルエルシーEthicon LLC | Fastener cartridge including extension having different configurations |
US9801628B2 (en) | 2014-09-26 | 2017-10-31 | Ethicon Llc | Surgical staple and driver arrangements for staple cartridges |
CN106456158B (en) | 2014-04-16 | 2019-02-05 | 伊西康内外科有限责任公司 | Fastener cartridge including non-uniform fastener |
BR112016023807B1 (en) | 2014-04-16 | 2022-07-12 | Ethicon Endo-Surgery, Llc | CARTRIDGE SET OF FASTENERS FOR USE WITH A SURGICAL INSTRUMENT |
US20150297223A1 (en) | 2014-04-16 | 2015-10-22 | Ethicon Endo-Surgery, Inc. | Fastener cartridges including extensions having different configurations |
US9417795B2 (en) | 2014-04-25 | 2016-08-16 | Freescale Semiconductor, Inc. | System performance control component and method therefor |
US10013011B2 (en) * | 2014-05-13 | 2018-07-03 | Texas Instruments Incorporated | Power supply design tool for power supply system designs including multi-channel regulators |
US9286056B2 (en) * | 2014-05-19 | 2016-03-15 | International Business Machines Corporation | Reducing storage facility code load suspend rate by redundancy check |
US9939865B2 (en) | 2014-06-13 | 2018-04-10 | Seagate Technology Llc | Selective storage resource powering for data transfer management |
US9933804B2 (en) | 2014-07-11 | 2018-04-03 | Microsoft Technology Licensing, Llc | Server installation as a grid condition sensor |
US10234835B2 (en) | 2014-07-11 | 2019-03-19 | Microsoft Technology Licensing, Llc | Management of computing devices using modulated electricity |
US10209759B2 (en) * | 2014-08-26 | 2019-02-19 | Embertec Pty Ltd | Standby power controller with external information capability |
WO2016040980A1 (en) * | 2014-08-26 | 2016-03-24 | Embertec Pty Ltd | Standby power controller for computer installation |
US11311294B2 (en) | 2014-09-05 | 2022-04-26 | Cilag Gmbh International | Powered medical device including measurement of closure state of jaws |
US10016199B2 (en) | 2014-09-05 | 2018-07-10 | Ethicon Llc | Polarity of hall magnet to identify cartridge type |
BR112017004361B1 (en) | 2014-09-05 | 2023-04-11 | Ethicon Llc | ELECTRONIC SYSTEM FOR A SURGICAL INSTRUMENT |
US10105142B2 (en) | 2014-09-18 | 2018-10-23 | Ethicon Llc | Surgical stapler with plurality of cutting elements |
US11523821B2 (en) | 2014-09-26 | 2022-12-13 | Cilag Gmbh International | Method for creating a flexible staple line |
BR112017005981B1 (en) | 2014-09-26 | 2022-09-06 | Ethicon, Llc | ANCHOR MATERIAL FOR USE WITH A SURGICAL STAPLE CARTRIDGE AND SURGICAL STAPLE CARTRIDGE FOR USE WITH A SURGICAL INSTRUMENT |
US10076325B2 (en) | 2014-10-13 | 2018-09-18 | Ethicon Llc | Surgical stapling apparatus comprising a tissue stop |
US9924944B2 (en) | 2014-10-16 | 2018-03-27 | Ethicon Llc | Staple cartridge comprising an adjunct material |
US11141153B2 (en) | 2014-10-29 | 2021-10-12 | Cilag Gmbh International | Staple cartridges comprising driver arrangements |
US10517594B2 (en) | 2014-10-29 | 2019-12-31 | Ethicon Llc | Cartridge assemblies for surgical staplers |
US9844376B2 (en) | 2014-11-06 | 2017-12-19 | Ethicon Llc | Staple cartridge comprising a releasable adjunct material |
TWI547800B (en) * | 2014-11-12 | 2016-09-01 | 緯創資通股份有限公司 | Failover system and deciding method for master-slave relationship thereof |
US10736636B2 (en) | 2014-12-10 | 2020-08-11 | Ethicon Llc | Articulatable surgical instrument system |
US10085748B2 (en) | 2014-12-18 | 2018-10-02 | Ethicon Llc | Locking arrangements for detachable shaft assemblies with articulatable surgical end effectors |
US9943309B2 (en) | 2014-12-18 | 2018-04-17 | Ethicon Llc | Surgical instruments with articulatable end effectors and movable firing beam support arrangements |
US9844375B2 (en) | 2014-12-18 | 2017-12-19 | Ethicon Llc | Drive arrangements for articulatable surgical instruments |
BR112017012996B1 (en) | 2014-12-18 | 2022-11-08 | Ethicon Llc | SURGICAL INSTRUMENT WITH AN ANvil WHICH IS SELECTIVELY MOVABLE ABOUT AN IMMOVABLE GEOMETRIC AXIS DIFFERENT FROM A STAPLE CARTRIDGE |
US9987000B2 (en) | 2014-12-18 | 2018-06-05 | Ethicon Llc | Surgical instrument assembly comprising a flexible articulation system |
US9844374B2 (en) | 2014-12-18 | 2017-12-19 | Ethicon Llc | Surgical instrument systems comprising an articulatable end effector and means for adjusting the firing stroke of a firing member |
US10188385B2 (en) | 2014-12-18 | 2019-01-29 | Ethicon Llc | Surgical instrument system comprising lockable systems |
US10101786B2 (en) | 2014-12-22 | 2018-10-16 | Intel Corporation | Holistic global performance and power management |
US9537883B2 (en) * | 2014-12-22 | 2017-01-03 | International Business Machines Corporation | Process security validation |
US10001761B2 (en) | 2014-12-30 | 2018-06-19 | Schneider Electric It Corporation | Power consumption model for cooling equipment |
CN104490478A (en) | 2015-01-09 | 2015-04-08 | 王小楠 | Medical ray locating film and conveniently-located photographing method for lesion site |
JP6532240B2 (en) * | 2015-02-09 | 2019-06-19 | キヤノン株式会社 | Information processing apparatus and control method thereof |
US9931118B2 (en) | 2015-02-27 | 2018-04-03 | Ethicon Endo-Surgery, Llc | Reinforced battery for a surgical instrument |
US10180463B2 (en) | 2015-02-27 | 2019-01-15 | Ethicon Llc | Surgical apparatus configured to assess whether a performance parameter of the surgical apparatus is within an acceptable performance band |
US11154301B2 (en) | 2015-02-27 | 2021-10-26 | Cilag Gmbh International | Modular stapling assembly |
US9993248B2 (en) | 2015-03-06 | 2018-06-12 | Ethicon Endo-Surgery, Llc | Smart sensors with local signal processing |
US9901342B2 (en) | 2015-03-06 | 2018-02-27 | Ethicon Endo-Surgery, Llc | Signal and power communication system positioned on a rotatable shaft |
US10441279B2 (en) | 2015-03-06 | 2019-10-15 | Ethicon Llc | Multiple level thresholds to modify operation of powered surgical instruments |
US10617412B2 (en) | 2015-03-06 | 2020-04-14 | Ethicon Llc | System for detecting the mis-insertion of a staple cartridge into a surgical stapler |
US10245033B2 (en) | 2015-03-06 | 2019-04-02 | Ethicon Llc | Surgical instrument comprising a lockable battery housing |
US10687806B2 (en) | 2015-03-06 | 2020-06-23 | Ethicon Llc | Adaptive tissue compression techniques to adjust closure rates for multiple tissue types |
US10052044B2 (en) | 2015-03-06 | 2018-08-21 | Ethicon Llc | Time dependent evaluation of sensor data to determine stability, creep, and viscoelastic elements of measures |
JP2020121162A (en) | 2015-03-06 | 2020-08-13 | エシコン エルエルシーEthicon LLC | Time dependent evaluation of sensor data to determine stability element, creep element and viscoelastic element of measurement |
US9924961B2 (en) | 2015-03-06 | 2018-03-27 | Ethicon Endo-Surgery, Llc | Interactive feedback system for powered surgical instruments |
US9808246B2 (en) | 2015-03-06 | 2017-11-07 | Ethicon Endo-Surgery, Llc | Method of operating a powered surgical instrument |
US10320576B1 (en) * | 2015-03-30 | 2019-06-11 | Amazon Technologies, Inc. | Energy management system |
US10213201B2 (en) | 2015-03-31 | 2019-02-26 | Ethicon Llc | Stapling end effector configured to compensate for an uneven gap between a first jaw and a second jaw |
US10739835B2 (en) * | 2015-07-23 | 2020-08-11 | Hewlett-Packard Development Company, L.P. | Power management for electronic devices |
US11058425B2 (en) | 2015-08-17 | 2021-07-13 | Ethicon Llc | Implantable layers for a surgical instrument |
GB201515635D0 (en) * | 2015-09-03 | 2015-10-21 | Tomtom Int Bv | User interface arrangement for watch case |
US10363036B2 (en) | 2015-09-23 | 2019-07-30 | Ethicon Llc | Surgical stapler having force-based motor control |
US10327769B2 (en) | 2015-09-23 | 2019-06-25 | Ethicon Llc | Surgical stapler having motor control based on a drive system component |
US10105139B2 (en) | 2015-09-23 | 2018-10-23 | Ethicon Llc | Surgical stapler having downstream current-based motor control |
US9818458B1 (en) * | 2015-09-23 | 2017-11-14 | Intel Corporation | Techniques for entry to a lower power state for a memory device |
US10238386B2 (en) | 2015-09-23 | 2019-03-26 | Ethicon Llc | Surgical stapler having motor control based on an electrical parameter related to a motor current |
US10299878B2 (en) | 2015-09-25 | 2019-05-28 | Ethicon Llc | Implantable adjunct systems for determining adjunct skew |
US11890015B2 (en) | 2015-09-30 | 2024-02-06 | Cilag Gmbh International | Compressible adjunct with crossing spacer fibers |
US10736633B2 (en) | 2015-09-30 | 2020-08-11 | Ethicon Llc | Compressible adjunct with looping members |
US10478188B2 (en) | 2015-09-30 | 2019-11-19 | Ethicon Llc | Implantable layer comprising a constricted configuration |
US10980539B2 (en) | 2015-09-30 | 2021-04-20 | Ethicon Llc | Implantable adjunct comprising bonded layers |
US10265068B2 (en) | 2015-12-30 | 2019-04-23 | Ethicon Llc | Surgical instruments with separable motors and motor control circuits |
US10368865B2 (en) | 2015-12-30 | 2019-08-06 | Ethicon Llc | Mechanisms for compensating for drivetrain failure in powered surgical instruments |
US10292704B2 (en) | 2015-12-30 | 2019-05-21 | Ethicon Llc | Mechanisms for compensating for battery pack failure in powered surgical instruments |
US10245029B2 (en) | 2016-02-09 | 2019-04-02 | Ethicon Llc | Surgical instrument with articulating and axially translatable end effector |
US11213293B2 (en) | 2016-02-09 | 2022-01-04 | Cilag Gmbh International | Articulatable surgical instruments with single articulation link arrangements |
BR112018016098B1 (en) | 2016-02-09 | 2023-02-23 | Ethicon Llc | SURGICAL INSTRUMENT |
US10258331B2 (en) | 2016-02-12 | 2019-04-16 | Ethicon Llc | Mechanisms for compensating for drivetrain failure in powered surgical instruments |
US11224426B2 (en) | 2016-02-12 | 2022-01-18 | Cilag Gmbh International | Mechanisms for compensating for drivetrain failure in powered surgical instruments |
US10448948B2 (en) | 2016-02-12 | 2019-10-22 | Ethicon Llc | Mechanisms for compensating for drivetrain failure in powered surgical instruments |
US9954726B2 (en) * | 2016-03-23 | 2018-04-24 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Controlling networking device temperatures by reducing data transfer rates from associated nodes |
US10485542B2 (en) | 2016-04-01 | 2019-11-26 | Ethicon Llc | Surgical stapling instrument comprising multiple lockouts |
US10617413B2 (en) | 2016-04-01 | 2020-04-14 | Ethicon Llc | Closure system arrangements for surgical cutting and stapling devices with separate and distinct firing shafts |
US10492783B2 (en) | 2016-04-15 | 2019-12-03 | Ethicon, Llc | Surgical instrument with improved stop/start control during a firing motion |
US10405859B2 (en) | 2016-04-15 | 2019-09-10 | Ethicon Llc | Surgical instrument with adjustable stop/start control during a firing motion |
US10335145B2 (en) | 2016-04-15 | 2019-07-02 | Ethicon Llc | Modular surgical instrument with configurable operating mode |
US11607239B2 (en) | 2016-04-15 | 2023-03-21 | Cilag Gmbh International | Systems and methods for controlling a surgical stapling and cutting instrument |
US10456137B2 (en) | 2016-04-15 | 2019-10-29 | Ethicon Llc | Staple formation detection mechanisms |
US10426467B2 (en) | 2016-04-15 | 2019-10-01 | Ethicon Llc | Surgical instrument with detection sensors |
US10357247B2 (en) | 2016-04-15 | 2019-07-23 | Ethicon Llc | Surgical instrument with multiple program responses during a firing motion |
US10828028B2 (en) | 2016-04-15 | 2020-11-10 | Ethicon Llc | Surgical instrument with multiple program responses during a firing motion |
US11179150B2 (en) | 2016-04-15 | 2021-11-23 | Cilag Gmbh International | Systems and methods for controlling a surgical stapling and cutting instrument |
US10426469B2 (en) | 2016-04-18 | 2019-10-01 | Ethicon Llc | Surgical instrument comprising a primary firing lockout and a secondary firing lockout |
US11317917B2 (en) | 2016-04-18 | 2022-05-03 | Cilag Gmbh International | Surgical stapling system comprising a lockable firing assembly |
US20170296173A1 (en) | 2016-04-18 | 2017-10-19 | Ethicon Endo-Surgery, Llc | Method for operating a surgical instrument |
US10467172B2 (en) | 2016-06-01 | 2019-11-05 | Seagate Technology Llc | Interconnect for shared control electronics |
US10687115B2 (en) | 2016-06-01 | 2020-06-16 | Time Warner Cable Enterprises Llc | Cloud-based digital content recorder apparatus and methods |
US10255462B2 (en) | 2016-06-17 | 2019-04-09 | Arm Limited | Apparatus and method for obfuscating power consumption of a processor |
US10334334B2 (en) | 2016-07-22 | 2019-06-25 | Intel Corporation | Storage sled and techniques for a data center |
WO2018035236A1 (en) * | 2016-08-16 | 2018-02-22 | Helion Concepts, Inc. | A hardware/software reconfigurable, intelligent and versatile electrical energy provisioning system for on-grid and off-grid applications |
US20180061484A1 (en) * | 2016-08-29 | 2018-03-01 | Apple Inc. | Systems and Methods for Memory Refresh Timing |
US9740267B1 (en) | 2016-10-31 | 2017-08-22 | International Business Machines Corporation | Adjusting power management controls of a memory based on traffic |
US10911794B2 (en) | 2016-11-09 | 2021-02-02 | Charter Communications Operating, Llc | Apparatus and methods for selective secondary content insertion in a digital network |
US10835245B2 (en) | 2016-12-21 | 2020-11-17 | Ethicon Llc | Method for attaching a shaft assembly to a surgical instrument and, alternatively, to a surgical robot |
US10568626B2 (en) | 2016-12-21 | 2020-02-25 | Ethicon Llc | Surgical instruments with jaw opening features for increasing a jaw opening distance |
US20180168619A1 (en) | 2016-12-21 | 2018-06-21 | Ethicon Endo-Surgery, Llc | Surgical stapling systems |
US10758229B2 (en) | 2016-12-21 | 2020-09-01 | Ethicon Llc | Surgical instrument comprising improved jaw control |
US10426471B2 (en) | 2016-12-21 | 2019-10-01 | Ethicon Llc | Surgical instrument with multiple failure response modes |
US20180168615A1 (en) | 2016-12-21 | 2018-06-21 | Ethicon Endo-Surgery, Llc | Method of deforming staples from two different types of staple cartridges with the same surgical stapling instrument |
US10675026B2 (en) | 2016-12-21 | 2020-06-09 | Ethicon Llc | Methods of stapling tissue |
CN110099619B (en) | 2016-12-21 | 2022-07-15 | 爱惜康有限责任公司 | Lockout device for surgical end effector and replaceable tool assembly |
US10667809B2 (en) | 2016-12-21 | 2020-06-02 | Ethicon Llc | Staple cartridge and staple cartridge channel comprising windows defined therein |
US10856868B2 (en) | 2016-12-21 | 2020-12-08 | Ethicon Llc | Firing member pin configurations |
US11160551B2 (en) | 2016-12-21 | 2021-11-02 | Cilag Gmbh International | Articulatable surgical stapling instruments |
US11419606B2 (en) | 2016-12-21 | 2022-08-23 | Cilag Gmbh International | Shaft assembly comprising a clutch configured to adapt the output of a rotary firing member to two different systems |
US10893864B2 (en) | 2016-12-21 | 2021-01-19 | Ethicon | Staple cartridges and arrangements of staples and staple cavities therein |
US10898186B2 (en) | 2016-12-21 | 2021-01-26 | Ethicon Llc | Staple forming pocket arrangements comprising primary sidewalls and pocket sidewalls |
US10758230B2 (en) | 2016-12-21 | 2020-09-01 | Ethicon Llc | Surgical instrument with primary and safety processors |
JP7010956B2 (en) | 2016-12-21 | 2022-01-26 | エシコン エルエルシー | How to staple tissue |
CN110087565A (en) | 2016-12-21 | 2019-08-02 | 爱惜康有限责任公司 | Surgical stapling system |
US11134942B2 (en) | 2016-12-21 | 2021-10-05 | Cilag Gmbh International | Surgical stapling instruments and staple-forming anvils |
US10568624B2 (en) | 2016-12-21 | 2020-02-25 | Ethicon Llc | Surgical instruments with jaws that are pivotable about a fixed axis and include separate and distinct closure and firing systems |
US11653914B2 (en) | 2017-06-20 | 2023-05-23 | Cilag Gmbh International | Systems and methods for controlling motor velocity of a surgical stapling and cutting instrument according to articulation angle of end effector |
US11382638B2 (en) | 2017-06-20 | 2022-07-12 | Cilag Gmbh International | Closed loop feedback control of motor velocity of a surgical stapling and cutting instrument based on measured time over a specified displacement distance |
US10646220B2 (en) | 2017-06-20 | 2020-05-12 | Ethicon Llc | Systems and methods for controlling displacement member velocity for a surgical instrument |
US10624633B2 (en) | 2017-06-20 | 2020-04-21 | Ethicon Llc | Systems and methods for controlling motor velocity of a surgical stapling and cutting instrument |
USD879808S1 (en) | 2017-06-20 | 2020-03-31 | Ethicon Llc | Display panel with graphical user interface |
USD890784S1 (en) | 2017-06-20 | 2020-07-21 | Ethicon Llc | Display panel with changeable graphical user interface |
US11090046B2 (en) | 2017-06-20 | 2021-08-17 | Cilag Gmbh International | Systems and methods for controlling displacement member motion of a surgical stapling and cutting instrument |
US10307170B2 (en) | 2017-06-20 | 2019-06-04 | Ethicon Llc | Method for closed loop control of motor velocity of a surgical stapling and cutting instrument |
US11071554B2 (en) | 2017-06-20 | 2021-07-27 | Cilag Gmbh International | Closed loop feedback control of motor velocity of a surgical stapling and cutting instrument based on magnitude of velocity error measurements |
US11517325B2 (en) | 2017-06-20 | 2022-12-06 | Cilag Gmbh International | Closed loop feedback control of motor velocity of a surgical stapling and cutting instrument based on measured displacement distance traveled over a specified time interval |
US10779820B2 (en) | 2017-06-20 | 2020-09-22 | Ethicon Llc | Systems and methods for controlling motor speed according to user input for a surgical instrument |
USD879809S1 (en) | 2017-06-20 | 2020-03-31 | Ethicon Llc | Display panel with changeable graphical user interface |
US10368864B2 (en) | 2017-06-20 | 2019-08-06 | Ethicon Llc | Systems and methods for controlling displaying motor velocity for a surgical instrument |
US10390841B2 (en) | 2017-06-20 | 2019-08-27 | Ethicon Llc | Control of motor velocity of a surgical stapling and cutting instrument based on angle of articulation |
US10327767B2 (en) | 2017-06-20 | 2019-06-25 | Ethicon Llc | Control of motor velocity of a surgical stapling and cutting instrument based on angle of articulation |
US10980537B2 (en) | 2017-06-20 | 2021-04-20 | Ethicon Llc | Closed loop feedback control of motor velocity of a surgical stapling and cutting instrument based on measured time over a specified number of shaft rotations |
US10813639B2 (en) | 2017-06-20 | 2020-10-27 | Ethicon Llc | Closed loop feedback control of motor velocity of a surgical stapling and cutting instrument based on system conditions |
US10881396B2 (en) | 2017-06-20 | 2021-01-05 | Ethicon Llc | Surgical instrument with variable duration trigger arrangement |
US10881399B2 (en) | 2017-06-20 | 2021-01-05 | Ethicon Llc | Techniques for adaptive control of motor velocity of a surgical stapling and cutting instrument |
US10888321B2 (en) | 2017-06-20 | 2021-01-12 | Ethicon Llc | Systems and methods for controlling velocity of a displacement member of a surgical stapling and cutting instrument |
US10856869B2 (en) | 2017-06-27 | 2020-12-08 | Ethicon Llc | Surgical anvil arrangements |
US11266405B2 (en) | 2017-06-27 | 2022-03-08 | Cilag Gmbh International | Surgical anvil manufacturing methods |
US11324503B2 (en) | 2017-06-27 | 2022-05-10 | Cilag Gmbh International | Surgical firing member arrangements |
US10772629B2 (en) | 2017-06-27 | 2020-09-15 | Ethicon Llc | Surgical anvil arrangements |
US10993716B2 (en) | 2017-06-27 | 2021-05-04 | Ethicon Llc | Surgical anvil arrangements |
US11141154B2 (en) | 2017-06-27 | 2021-10-12 | Cilag Gmbh International | Surgical end effectors and anvils |
US10211586B2 (en) | 2017-06-28 | 2019-02-19 | Ethicon Llc | Surgical shaft assemblies with watertight housings |
USD906355S1 (en) | 2017-06-28 | 2020-12-29 | Ethicon Llc | Display screen or portion thereof with a graphical user interface for a surgical instrument |
US11259805B2 (en) | 2017-06-28 | 2022-03-01 | Cilag Gmbh International | Surgical instrument comprising firing member supports |
US11058424B2 (en) | 2017-06-28 | 2021-07-13 | Cilag Gmbh International | Surgical instrument comprising an offset articulation joint |
US10716614B2 (en) | 2017-06-28 | 2020-07-21 | Ethicon Llc | Surgical shaft assemblies with slip ring assemblies with increased contact pressure |
US11246592B2 (en) | 2017-06-28 | 2022-02-15 | Cilag Gmbh International | Surgical instrument comprising an articulation system lockable to a frame |
USD869655S1 (en) | 2017-06-28 | 2019-12-10 | Ethicon Llc | Surgical fastener cartridge |
US11564686B2 (en) | 2017-06-28 | 2023-01-31 | Cilag Gmbh International | Surgical shaft assemblies with flexible interfaces |
USD854151S1 (en) | 2017-06-28 | 2019-07-16 | Ethicon Llc | Surgical instrument shaft |
US10765427B2 (en) | 2017-06-28 | 2020-09-08 | Ethicon Llc | Method for articulating a surgical instrument |
US10588633B2 (en) | 2017-06-28 | 2020-03-17 | Ethicon Llc | Surgical instruments with open and closable jaws and axially movable firing member that is initially parked in close proximity to the jaws prior to firing |
US10903685B2 (en) | 2017-06-28 | 2021-01-26 | Ethicon Llc | Surgical shaft assemblies with slip ring assemblies forming capacitive channels |
USD851762S1 (en) | 2017-06-28 | 2019-06-18 | Ethicon Llc | Anvil |
EP4070740A1 (en) | 2017-06-28 | 2022-10-12 | Cilag GmbH International | Surgical instrument comprising selectively actuatable rotatable couplers |
US10258418B2 (en) | 2017-06-29 | 2019-04-16 | Ethicon Llc | System for controlling articulation forces |
US10898183B2 (en) | 2017-06-29 | 2021-01-26 | Ethicon Llc | Robotic surgical instrument with closed loop feedback techniques for advancement of closure member during firing |
US11007022B2 (en) | 2017-06-29 | 2021-05-18 | Ethicon Llc | Closed loop velocity control techniques based on sensed tissue parameters for robotic surgical instrument |
US10398434B2 (en) | 2017-06-29 | 2019-09-03 | Ethicon Llc | Closed loop velocity control of closure member for robotic surgical instrument |
US10932772B2 (en) | 2017-06-29 | 2021-03-02 | Ethicon Llc | Methods for closed loop velocity control for robotic surgical instrument |
US11304695B2 (en) | 2017-08-03 | 2022-04-19 | Cilag Gmbh International | Surgical system shaft interconnection |
US11944300B2 (en) | 2017-08-03 | 2024-04-02 | Cilag Gmbh International | Method for operating a surgical system bailout |
US11471155B2 (en) | 2017-08-03 | 2022-10-18 | Cilag Gmbh International | Surgical system bailout |
US10743872B2 (en) | 2017-09-29 | 2020-08-18 | Ethicon Llc | System and methods for controlling a display of a surgical instrument |
US10955901B2 (en) | 2017-09-29 | 2021-03-23 | Advanced Micro Devices, Inc. | Saving power in the command processor using queue based watermarks |
US11399829B2 (en) | 2017-09-29 | 2022-08-02 | Cilag Gmbh International | Systems and methods of initiating a power shutdown mode for a surgical instrument |
USD917500S1 (en) | 2017-09-29 | 2021-04-27 | Ethicon Llc | Display screen or portion thereof with graphical user interface |
US10729501B2 (en) | 2017-09-29 | 2020-08-04 | Ethicon Llc | Systems and methods for language selection of a surgical instrument |
US10796471B2 (en) | 2017-09-29 | 2020-10-06 | Ethicon Llc | Systems and methods of displaying a knife position for a surgical instrument |
US10765429B2 (en) | 2017-09-29 | 2020-09-08 | Ethicon Llc | Systems and methods for providing alerts according to the operational state of a surgical instrument |
USD907648S1 (en) | 2017-09-29 | 2021-01-12 | Ethicon Llc | Display screen or portion thereof with animated graphical user interface |
USD907647S1 (en) | 2017-09-29 | 2021-01-12 | Ethicon Llc | Display screen or portion thereof with animated graphical user interface |
US11134944B2 (en) | 2017-10-30 | 2021-10-05 | Cilag Gmbh International | Surgical stapler knife motion controls |
US11090075B2 (en) | 2017-10-30 | 2021-08-17 | Cilag Gmbh International | Articulation features for surgical end effector |
US10842490B2 (en) | 2017-10-31 | 2020-11-24 | Ethicon Llc | Cartridge body design with force reduction based on firing completion |
US10779903B2 (en) | 2017-10-31 | 2020-09-22 | Ethicon Llc | Positive shaft rotation lock activated by jaw closure |
US10687813B2 (en) | 2017-12-15 | 2020-06-23 | Ethicon Llc | Adapters with firing stroke sensing arrangements for use in connection with electromechanical surgical instruments |
US10828033B2 (en) | 2017-12-15 | 2020-11-10 | Ethicon Llc | Handheld electromechanical surgical instruments with improved motor control arrangements for positioning components of an adapter coupled thereto |
US11006955B2 (en) | 2017-12-15 | 2021-05-18 | Ethicon Llc | End effectors with positive jaw opening features for use with adapters for electromechanical surgical instruments |
US11071543B2 (en) | 2017-12-15 | 2021-07-27 | Cilag Gmbh International | Surgical end effectors with clamping assemblies configured to increase jaw aperture ranges |
US11197670B2 (en) | 2017-12-15 | 2021-12-14 | Cilag Gmbh International | Surgical end effectors with pivotal jaws configured to touch at their respective distal ends when fully closed |
US10779826B2 (en) | 2017-12-15 | 2020-09-22 | Ethicon Llc | Methods of operating surgical end effectors |
US10743875B2 (en) | 2017-12-15 | 2020-08-18 | Ethicon Llc | Surgical end effectors with jaw stiffener arrangements configured to permit monitoring of firing member |
US10966718B2 (en) | 2017-12-15 | 2021-04-06 | Ethicon Llc | Dynamic clamping assemblies with improved wear characteristics for use in connection with electromechanical surgical instruments |
US11033267B2 (en) | 2017-12-15 | 2021-06-15 | Ethicon Llc | Systems and methods of controlling a clamping member firing rate of a surgical instrument |
US10869666B2 (en) | 2017-12-15 | 2020-12-22 | Ethicon Llc | Adapters with control systems for controlling multiple motors of an electromechanical surgical instrument |
US10743874B2 (en) | 2017-12-15 | 2020-08-18 | Ethicon Llc | Sealed adapters for use with electromechanical surgical instruments |
US10779825B2 (en) | 2017-12-15 | 2020-09-22 | Ethicon Llc | Adapters with end effector position sensing and control arrangements for use in connection with electromechanical surgical instruments |
US11045270B2 (en) | 2017-12-19 | 2021-06-29 | Cilag Gmbh International | Robotic attachment comprising exterior drive actuator |
US11020112B2 (en) | 2017-12-19 | 2021-06-01 | Ethicon Llc | Surgical tools configured for interchangeable use with different controller interfaces |
US10716565B2 (en) | 2017-12-19 | 2020-07-21 | Ethicon Llc | Surgical instruments with dual articulation drivers |
US10835330B2 (en) | 2017-12-19 | 2020-11-17 | Ethicon Llc | Method for determining the position of a rotatable jaw of a surgical instrument attachment assembly |
US10729509B2 (en) | 2017-12-19 | 2020-08-04 | Ethicon Llc | Surgical instrument comprising closure and firing locking mechanism |
USD910847S1 (en) | 2017-12-19 | 2021-02-16 | Ethicon Llc | Surgical instrument assembly |
US11311290B2 (en) | 2017-12-21 | 2022-04-26 | Cilag Gmbh International | Surgical instrument comprising an end effector dampener |
US11076853B2 (en) | 2017-12-21 | 2021-08-03 | Cilag Gmbh International | Systems and methods of displaying a knife position during transection for a surgical instrument |
US10671148B2 (en) | 2017-12-21 | 2020-06-02 | Advanced Micro Devices, Inc. | Multi-node system low power management |
US11129680B2 (en) | 2017-12-21 | 2021-09-28 | Cilag Gmbh International | Surgical instrument comprising a projector |
US11583274B2 (en) | 2017-12-21 | 2023-02-21 | Cilag Gmbh International | Self-guiding stapling instrument |
US11054887B2 (en) | 2017-12-28 | 2021-07-06 | Advanced Micro Devices, Inc. | System-wide low power management |
US11533272B1 (en) * | 2018-02-06 | 2022-12-20 | Amesite Inc. | Computer based education methods and apparatus |
US10939142B2 (en) | 2018-02-27 | 2021-03-02 | Charter Communications Operating, Llc | Apparatus and methods for content storage, distribution and security within a content distribution network |
US10761584B2 (en) | 2018-03-16 | 2020-09-01 | Vigyanlabs Innovations Private Limited | System and method to enable prediction-based power management |
US10558598B2 (en) | 2018-03-20 | 2020-02-11 | Seagate Technology Llc | Logic circuit that provides verification of signals used to interrupt server operation |
US10912559B2 (en) | 2018-08-20 | 2021-02-09 | Ethicon Llc | Reinforced deformable anvil tip for surgical stapler anvil |
US11039834B2 (en) | 2018-08-20 | 2021-06-22 | Cilag Gmbh International | Surgical stapler anvils with staple directing protrusions and tissue stability features |
USD914878S1 (en) | 2018-08-20 | 2021-03-30 | Ethicon Llc | Surgical instrument anvil |
US11291440B2 (en) | 2018-08-20 | 2022-04-05 | Cilag Gmbh International | Method for operating a powered articulatable surgical instrument |
US10856870B2 (en) | 2018-08-20 | 2020-12-08 | Ethicon Llc | Switching arrangements for motor powered articulatable surgical instruments |
US11324501B2 (en) | 2018-08-20 | 2022-05-10 | Cilag Gmbh International | Surgical stapling devices with improved closure members |
US11253256B2 (en) | 2018-08-20 | 2022-02-22 | Cilag Gmbh International | Articulatable motor powered surgical instruments with dedicated articulation motor arrangements |
US11207065B2 (en) | 2018-08-20 | 2021-12-28 | Cilag Gmbh International | Method for fabricating surgical stapler anvils |
US11045192B2 (en) | 2018-08-20 | 2021-06-29 | Cilag Gmbh International | Fabricating techniques for surgical stapler anvils |
US10842492B2 (en) | 2018-08-20 | 2020-11-24 | Ethicon Llc | Powered articulatable surgical instruments with clutching and locking arrangements for linking an articulation drive system to a firing drive system |
US10779821B2 (en) | 2018-08-20 | 2020-09-22 | Ethicon Llc | Surgical stapler anvils with tissue stop features configured to avoid tissue pinch |
US11083458B2 (en) | 2018-08-20 | 2021-08-10 | Cilag Gmbh International | Powered surgical instruments with clutching arrangements to convert linear drive motions to rotary drive motions |
US11435813B2 (en) | 2018-08-29 | 2022-09-06 | Advanced Micro Devices, Inc. | Neural network power management in a multi-GPU system |
TWI701559B (en) * | 2019-01-14 | 2020-08-11 | 玄盛國際股份有限公司 | Hot plug interface assembly for programmable logic controller |
US11696761B2 (en) | 2019-03-25 | 2023-07-11 | Cilag Gmbh International | Firing drive arrangements for surgical systems |
US11172929B2 (en) | 2019-03-25 | 2021-11-16 | Cilag Gmbh International | Articulation drive arrangements for surgical systems |
US11147553B2 (en) | 2019-03-25 | 2021-10-19 | Cilag Gmbh International | Firing drive arrangements for surgical systems |
US11147551B2 (en) | 2019-03-25 | 2021-10-19 | Cilag Gmbh International | Firing drive arrangements for surgical systems |
US11093135B1 (en) | 2019-04-11 | 2021-08-17 | Seagate Technology Llc | Drive performance, power, and temperature management |
WO2020212151A1 (en) * | 2019-04-17 | 2020-10-22 | Sony Corporation | Power management of movable edge computing servers |
CN111857308B (en) | 2019-04-26 | 2023-04-11 | 富联精密电子(天津)有限公司 | Server power management method and system |
TWI719461B (en) * | 2019-04-26 | 2021-02-21 | 鴻齡科技股份有限公司 | Server power managing method and system thereof |
US11426251B2 (en) | 2019-04-30 | 2022-08-30 | Cilag Gmbh International | Articulation directional lights on a surgical instrument |
US11253254B2 (en) | 2019-04-30 | 2022-02-22 | Cilag Gmbh International | Shaft rotation actuator on a surgical instrument |
US11471157B2 (en) | 2019-04-30 | 2022-10-18 | Cilag Gmbh International | Articulation control mapping for a surgical instrument |
US11432816B2 (en) | 2019-04-30 | 2022-09-06 | Cilag Gmbh International | Articulation pin for a surgical instrument |
US11903581B2 (en) | 2019-04-30 | 2024-02-20 | Cilag Gmbh International | Methods for stapling tissue using a surgical instrument |
US11452528B2 (en) | 2019-04-30 | 2022-09-27 | Cilag Gmbh International | Articulation actuators for a surgical instrument |
US11648009B2 (en) | 2019-04-30 | 2023-05-16 | Cilag Gmbh International | Rotatable jaw tip for a surgical instrument |
US11012931B2 (en) | 2019-05-24 | 2021-05-18 | Oracle International Corporation | Methods, systems, and computer readable media for enhanced signaling gateway (SGW) status detection and selection for emergency calls |
US11246678B2 (en) | 2019-06-28 | 2022-02-15 | Cilag Gmbh International | Surgical stapling system having a frangible RFID tag |
US11464601B2 (en) | 2019-06-28 | 2022-10-11 | Cilag Gmbh International | Surgical instrument comprising an RFID system for tracking a movable component |
US11224497B2 (en) | 2019-06-28 | 2022-01-18 | Cilag Gmbh International | Surgical systems with multiple RFID tags |
US11298127B2 (en) | 2019-06-28 | 2022-04-12 | Cilag GmbH Interational | Surgical stapling system having a lockout mechanism for an incompatible cartridge |
US11298132B2 (en) | 2019-06-28 | 2022-04-12 | Cilag GmbH Inlernational | Staple cartridge including a honeycomb extension |
US11219455B2 (en) | 2019-06-28 | 2022-01-11 | Cilag Gmbh International | Surgical instrument including a lockout key |
US11627959B2 (en) | 2019-06-28 | 2023-04-18 | Cilag Gmbh International | Surgical instruments including manual and powered system lockouts |
US11478241B2 (en) | 2019-06-28 | 2022-10-25 | Cilag Gmbh International | Staple cartridge including projections |
US11376098B2 (en) | 2019-06-28 | 2022-07-05 | Cilag Gmbh International | Surgical instrument system comprising an RFID system |
US11426167B2 (en) | 2019-06-28 | 2022-08-30 | Cilag Gmbh International | Mechanisms for proper anvil attachment surgical stapling head assembly |
US11553971B2 (en) | 2019-06-28 | 2023-01-17 | Cilag Gmbh International | Surgical RFID assemblies for display and communication |
US11100698B2 (en) | 2019-06-28 | 2021-08-24 | Ati Technologies Ulc | Real-time GPU rendering with performance guaranteed power management |
US11684434B2 (en) | 2019-06-28 | 2023-06-27 | Cilag Gmbh International | Surgical RFID assemblies for instrument operational setting control |
US11638587B2 (en) | 2019-06-28 | 2023-05-02 | Cilag Gmbh International | RFID identification systems for surgical instruments |
US11660163B2 (en) | 2019-06-28 | 2023-05-30 | Cilag Gmbh International | Surgical system with RFID tags for updating motor assembly parameters |
US11259803B2 (en) | 2019-06-28 | 2022-03-01 | Cilag Gmbh International | Surgical stapling system having an information encryption protocol |
US11523822B2 (en) | 2019-06-28 | 2022-12-13 | Cilag Gmbh International | Battery pack including a circuit interrupter |
US11399837B2 (en) | 2019-06-28 | 2022-08-02 | Cilag Gmbh International | Mechanisms for motor control adjustments of a motorized surgical instrument |
US11241235B2 (en) | 2019-06-28 | 2022-02-08 | Cilag Gmbh International | Method of using multiple RFID chips with a surgical assembly |
US11051807B2 (en) | 2019-06-28 | 2021-07-06 | Cilag Gmbh International | Packaging assembly including a particulate trap |
US11497492B2 (en) | 2019-06-28 | 2022-11-15 | Cilag Gmbh International | Surgical instrument including an articulation lock |
US11771419B2 (en) | 2019-06-28 | 2023-10-03 | Cilag Gmbh International | Packaging for a replaceable component of a surgical stapling system |
US11291451B2 (en) | 2019-06-28 | 2022-04-05 | Cilag Gmbh International | Surgical instrument with battery compatibility verification functionality |
US11108574B2 (en) * | 2019-09-26 | 2021-08-31 | Intel Corporation | Technologies for switch link and ply management for variable oversubscription ratios |
CN112925592A (en) | 2019-12-05 | 2021-06-08 | 超威半导体公司 | Kernel software driven color remapping to render home pages |
US11607219B2 (en) | 2019-12-19 | 2023-03-21 | Cilag Gmbh International | Staple cartridge comprising a detachable tissue cutting knife |
US11446029B2 (en) | 2019-12-19 | 2022-09-20 | Cilag Gmbh International | Staple cartridge comprising projections extending from a curved deck surface |
US11529139B2 (en) | 2019-12-19 | 2022-12-20 | Cilag Gmbh International | Motor driven surgical instrument |
US11504122B2 (en) | 2019-12-19 | 2022-11-22 | Cilag Gmbh International | Surgical instrument comprising a nested firing member |
US11576672B2 (en) | 2019-12-19 | 2023-02-14 | Cilag Gmbh International | Surgical instrument comprising a closure system including a closure member and an opening member driven by a drive screw |
US11701111B2 (en) | 2019-12-19 | 2023-07-18 | Cilag Gmbh International | Method for operating a surgical stapling instrument |
US11911032B2 (en) | 2019-12-19 | 2024-02-27 | Cilag Gmbh International | Staple cartridge comprising a seating cam |
US11234698B2 (en) | 2019-12-19 | 2022-02-01 | Cilag Gmbh International | Stapling system comprising a clamp lockout and a firing lockout |
US11529137B2 (en) | 2019-12-19 | 2022-12-20 | Cilag Gmbh International | Staple cartridge comprising driver retention members |
US11291447B2 (en) | 2019-12-19 | 2022-04-05 | Cilag Gmbh International | Stapling instrument comprising independent jaw closing and staple firing systems |
US11844520B2 (en) | 2019-12-19 | 2023-12-19 | Cilag Gmbh International | Staple cartridge comprising driver retention members |
US11304696B2 (en) | 2019-12-19 | 2022-04-19 | Cilag Gmbh International | Surgical instrument comprising a powered articulation system |
US11464512B2 (en) | 2019-12-19 | 2022-10-11 | Cilag Gmbh International | Staple cartridge comprising a curved deck surface |
US11931033B2 (en) | 2019-12-19 | 2024-03-19 | Cilag Gmbh International | Staple cartridge comprising a latch lockout |
US11559304B2 (en) | 2019-12-19 | 2023-01-24 | Cilag Gmbh International | Surgical instrument comprising a rapid closure mechanism |
CN111029223B (en) * | 2019-12-25 | 2021-10-15 | 华为技术有限公司 | Circuit breaker and power distribution system |
US20210224138A1 (en) * | 2020-01-21 | 2021-07-22 | Vmware, Inc. | Packet processing with load imbalance handling |
CN114020140B (en) * | 2020-02-12 | 2023-11-28 | 地平线(上海)人工智能技术有限公司 | Method and device for controlling hardware module, electronic equipment and storage medium |
USD967421S1 (en) | 2020-06-02 | 2022-10-18 | Cilag Gmbh International | Staple cartridge |
USD975278S1 (en) | 2020-06-02 | 2023-01-10 | Cilag Gmbh International | Staple cartridge |
USD975850S1 (en) | 2020-06-02 | 2023-01-17 | Cilag Gmbh International | Staple cartridge |
USD966512S1 (en) | 2020-06-02 | 2022-10-11 | Cilag Gmbh International | Staple cartridge |
USD974560S1 (en) | 2020-06-02 | 2023-01-03 | Cilag Gmbh International | Staple cartridge |
USD975851S1 (en) | 2020-06-02 | 2023-01-17 | Cilag Gmbh International | Staple cartridge |
USD976401S1 (en) | 2020-06-02 | 2023-01-24 | Cilag Gmbh International | Staple cartridge |
WO2021246816A1 (en) * | 2020-06-04 | 2021-12-09 | Samsung Electronics Co., Ltd. | Method for enhancing performance of electronic device |
CN111722694A (en) * | 2020-06-19 | 2020-09-29 | 苏州浪潮智能科技有限公司 | Server energy-saving system, method for reducing power consumption of server and storage medium |
US20220031320A1 (en) | 2020-07-28 | 2022-02-03 | Cilag Gmbh International | Surgical instruments with flexible firing member actuator constraint arrangements |
USD980425S1 (en) | 2020-10-29 | 2023-03-07 | Cilag Gmbh International | Surgical instrument assembly |
US11617577B2 (en) | 2020-10-29 | 2023-04-04 | Cilag Gmbh International | Surgical instrument comprising a sensor configured to sense whether an articulation drive of the surgical instrument is actuatable |
US11452526B2 (en) | 2020-10-29 | 2022-09-27 | Cilag Gmbh International | Surgical instrument comprising a staged voltage regulation start-up system |
US11844518B2 (en) | 2020-10-29 | 2023-12-19 | Cilag Gmbh International | Method for operating a surgical instrument |
US11717289B2 (en) | 2020-10-29 | 2023-08-08 | Cilag Gmbh International | Surgical instrument comprising an indicator which indicates that an articulation drive is actuatable |
USD1013170S1 (en) | 2020-10-29 | 2024-01-30 | Cilag Gmbh International | Surgical instrument assembly |
US11534259B2 (en) | 2020-10-29 | 2022-12-27 | Cilag Gmbh International | Surgical instrument comprising an articulation indicator |
US11931025B2 (en) | 2020-10-29 | 2024-03-19 | Cilag Gmbh International | Surgical instrument comprising a releasable closure drive lock |
US11517390B2 (en) | 2020-10-29 | 2022-12-06 | Cilag Gmbh International | Surgical instrument comprising a limited travel switch |
US11779330B2 (en) | 2020-10-29 | 2023-10-10 | Cilag Gmbh International | Surgical instrument comprising a jaw alignment system |
US11896217B2 (en) | 2020-10-29 | 2024-02-13 | Cilag Gmbh International | Surgical instrument comprising an articulation lock |
US11257520B1 (en) | 2020-11-05 | 2022-02-22 | Seagate Technology Llc | Variable hard disc drive idle spindle speeds within a disc array |
US11890010B2 (en) | 2020-12-02 | 2024-02-06 | Cllag GmbH International | Dual-sided reinforced reload for surgical instruments |
US11944296B2 (en) | 2020-12-02 | 2024-04-02 | Cilag Gmbh International | Powered surgical instruments with external connectors |
US11744581B2 (en) | 2020-12-02 | 2023-09-05 | Cilag Gmbh International | Powered surgical instruments with multi-phase tissue treatment |
US11678882B2 (en) | 2020-12-02 | 2023-06-20 | Cilag Gmbh International | Surgical instruments with interactive features to remedy incidental sled movements |
US11653915B2 (en) | 2020-12-02 | 2023-05-23 | Cilag Gmbh International | Surgical instruments with sled location detection and adjustment features |
US11653920B2 (en) | 2020-12-02 | 2023-05-23 | Cilag Gmbh International | Powered surgical instruments with communication interfaces through sterile barrier |
US11737751B2 (en) | 2020-12-02 | 2023-08-29 | Cilag Gmbh International | Devices and methods of managing energy dissipated within sterile barriers of surgical instrument housings |
US11627960B2 (en) | 2020-12-02 | 2023-04-18 | Cilag Gmbh International | Powered surgical instruments with smart reload with separately attachable exteriorly mounted wiring connections |
US11849943B2 (en) | 2020-12-02 | 2023-12-26 | Cilag Gmbh International | Surgical instrument with cartridge release mechanisms |
US11372553B1 (en) | 2020-12-31 | 2022-06-28 | Seagate Technology Llc | System and method to increase data center availability using rack-to-rack storage link cable |
US11925349B2 (en) | 2021-02-26 | 2024-03-12 | Cilag Gmbh International | Adjustment to transfer parameters to improve available power |
US11696757B2 (en) | 2021-02-26 | 2023-07-11 | Cilag Gmbh International | Monitoring of internal systems to detect and track cartridge motion status |
US11793514B2 (en) | 2021-02-26 | 2023-10-24 | Cilag Gmbh International | Staple cartridge comprising sensor array which may be embedded in cartridge body |
US11701113B2 (en) | 2021-02-26 | 2023-07-18 | Cilag Gmbh International | Stapling instrument comprising a separate power antenna and a data transfer antenna |
US11744583B2 (en) | 2021-02-26 | 2023-09-05 | Cilag Gmbh International | Distal communication array to tune frequency of RF systems |
US11749877B2 (en) | 2021-02-26 | 2023-09-05 | Cilag Gmbh International | Stapling instrument comprising a signal antenna |
US11730473B2 (en) | 2021-02-26 | 2023-08-22 | Cilag Gmbh International | Monitoring of manufacturing life-cycle |
US11751869B2 (en) | 2021-02-26 | 2023-09-12 | Cilag Gmbh International | Monitoring of multiple sensors over time to detect moving characteristics of tissue |
US11950779B2 (en) | 2021-02-26 | 2024-04-09 | Cilag Gmbh International | Method of powering and communicating with a staple cartridge |
US11950777B2 (en) | 2021-02-26 | 2024-04-09 | Cilag Gmbh International | Staple cartridge comprising an information access control system |
US11723657B2 (en) | 2021-02-26 | 2023-08-15 | Cilag Gmbh International | Adjustable communication based on available bandwidth and power capacity |
US11812964B2 (en) | 2021-02-26 | 2023-11-14 | Cilag Gmbh International | Staple cartridge comprising a power management circuit |
US11759202B2 (en) | 2021-03-22 | 2023-09-19 | Cilag Gmbh International | Staple cartridge comprising an implantable layer |
US11717291B2 (en) | 2021-03-22 | 2023-08-08 | Cilag Gmbh International | Staple cartridge comprising staples configured to apply different tissue compression |
US11826042B2 (en) | 2021-03-22 | 2023-11-28 | Cilag Gmbh International | Surgical instrument comprising a firing drive including a selectable leverage mechanism |
US11826012B2 (en) | 2021-03-22 | 2023-11-28 | Cilag Gmbh International | Stapling instrument comprising a pulsed motor-driven firing rack |
US11723658B2 (en) | 2021-03-22 | 2023-08-15 | Cilag Gmbh International | Staple cartridge comprising a firing lockout |
US11737749B2 (en) | 2021-03-22 | 2023-08-29 | Cilag Gmbh International | Surgical stapling instrument comprising a retraction system |
US11806011B2 (en) | 2021-03-22 | 2023-11-07 | Cilag Gmbh International | Stapling instrument comprising tissue compression systems |
US11944336B2 (en) | 2021-03-24 | 2024-04-02 | Cilag Gmbh International | Joint arrangements for multi-planar alignment and support of operational drive shafts in articulatable surgical instruments |
US11793516B2 (en) | 2021-03-24 | 2023-10-24 | Cilag Gmbh International | Surgical staple cartridge comprising longitudinal support beam |
US11896219B2 (en) | 2021-03-24 | 2024-02-13 | Cilag Gmbh International | Mating features between drivers and underside of a cartridge deck |
US11857183B2 (en) | 2021-03-24 | 2024-01-02 | Cilag Gmbh International | Stapling assembly components having metal substrates and plastic bodies |
US11849944B2 (en) | 2021-03-24 | 2023-12-26 | Cilag Gmbh International | Drivers for fastener cartridge assemblies having rotary drive screws |
US11903582B2 (en) | 2021-03-24 | 2024-02-20 | Cilag Gmbh International | Leveraging surfaces for cartridge installation |
US11849945B2 (en) | 2021-03-24 | 2023-12-26 | Cilag Gmbh International | Rotary-driven surgical stapling assembly comprising eccentrically driven firing member |
US11786239B2 (en) | 2021-03-24 | 2023-10-17 | Cilag Gmbh International | Surgical instrument articulation joint arrangements comprising multiple moving linkage features |
US11744603B2 (en) | 2021-03-24 | 2023-09-05 | Cilag Gmbh International | Multi-axis pivot joints for surgical instruments and methods for manufacturing same |
US11786243B2 (en) | 2021-03-24 | 2023-10-17 | Cilag Gmbh International | Firing members having flexible portions for adapting to a load during a surgical firing stroke |
US11896218B2 (en) | 2021-03-24 | 2024-02-13 | Cilag Gmbh International | Method of using a powered stapling device |
US11832816B2 (en) | 2021-03-24 | 2023-12-05 | Cilag Gmbh International | Surgical stapling assembly comprising nonplanar staples and planar staples |
US11826047B2 (en) | 2021-05-28 | 2023-11-28 | Cilag Gmbh International | Stapling instrument comprising jaw mounts |
KR20230037757A (en) | 2021-09-09 | 2023-03-17 | 삼성전자주식회사 | Apparatus and method for dynamic thermal management using frequency clamping and idle injection |
US11812580B2 (en) * | 2021-10-12 | 2023-11-07 | Dell Products L.P. | Modular breakout cable |
US11957337B2 (en) | 2021-10-18 | 2024-04-16 | Cilag Gmbh International | Surgical stapling assembly with offset ramped drive surfaces |
US11877745B2 (en) | 2021-10-18 | 2024-01-23 | Cilag Gmbh International | Surgical stapling assembly having longitudinally-repeating staple leg clusters |
US11937816B2 (en) | 2021-10-28 | 2024-03-26 | Cilag Gmbh International | Electrical lead arrangements for surgical instruments |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4635195A (en) * | 1984-09-25 | 1987-01-06 | Burroughs Corporation | Power control network using reliable communications protocol |
US4677566A (en) * | 1984-10-18 | 1987-06-30 | Burroughs Corporation | Power control network for multiple digital modules |
US5167024A (en) * | 1989-09-08 | 1992-11-24 | Apple Computer, Inc. | Power management for a laptop computer with slow and sleep modes |
US5218704A (en) * | 1989-10-30 | 1993-06-08 | Texas Instruments | Real-time power conservation for portable computers |
Family Cites Families (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB984158A (en) | 1962-11-14 | 1965-02-24 | M O Valve Co Ltd | Improvements in or relating to methods of generating masses of hot ionised gas |
US3593300A (en) * | 1967-11-13 | 1971-07-13 | Ibm | Arrangement for automatically selecting units for task executions in data processing systems |
US3725868A (en) * | 1970-10-19 | 1973-04-03 | Burroughs Corp | Small reconfigurable processor for a variety of data processing applications |
US4449764A (en) * | 1975-08-07 | 1984-05-22 | Transaction Security, Inc. | Data processing equipment enclosures |
US4279020A (en) * | 1978-08-18 | 1981-07-14 | Bell Telephone Laboratories, Incorporated | Power supply circuit for a data processor |
US4381552A (en) * | 1978-12-08 | 1983-04-26 | Motorola Inc. | Stanby mode controller utilizing microprocessor |
US4365290A (en) * | 1979-03-12 | 1982-12-21 | Medtronic, Inc. | Computer system with power control circuit |
US4247882A (en) * | 1979-04-17 | 1981-01-27 | Gould Inc. | Universal input/output system construction for programmable controllers |
US4447895A (en) * | 1979-10-04 | 1984-05-08 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4316247A (en) * | 1979-10-30 | 1982-02-16 | Texas Instruments, Inc. | Low power consumption data processing system |
US4317180A (en) * | 1979-12-26 | 1982-02-23 | Texas Instruments Incorporated | Clocked logic low power standby mode |
US4459672A (en) * | 1980-02-27 | 1984-07-10 | Regency Electronics, Inc. | Decoder |
US4463440A (en) * | 1980-04-15 | 1984-07-31 | Sharp Kabushiki Kaisha | System clock generator in integrated circuit |
GB2080585B (en) * | 1980-07-22 | 1984-07-04 | Tokyo Shibaura Electric Co | Semiconductor integrated circuit with reduced power consumption |
US4495570A (en) * | 1981-01-14 | 1985-01-22 | Hitachi, Ltd. | Processing request allocator for assignment of loads in a distributed processing system |
JPS57196267A (en) * | 1981-05-28 | 1982-12-02 | Konishiroku Photo Ind Co Ltd | Power supply circuit |
JPS5881334A (en) * | 1981-11-11 | 1983-05-16 | Hitachi Ltd | Complementary transistor circuit and information processor using it |
US4398192A (en) * | 1981-12-04 | 1983-08-09 | Motorola Inc. | Battery-saving arrangement for pagers |
JPS5955526A (en) * | 1982-09-24 | 1984-03-30 | Sharp Corp | Interface circuit |
US4545030A (en) * | 1982-09-28 | 1985-10-01 | The John Hopkins University | Synchronous clock stopper for microprocessor |
JPS59200327A (en) * | 1983-04-26 | 1984-11-13 | Nec Corp | Control system of peripheral device |
JPS59212930A (en) * | 1983-05-18 | 1984-12-01 | Hitachi Ltd | Terminal-priority electronic computer system |
US4747041A (en) * | 1983-06-27 | 1988-05-24 | Unisys Corporation | Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement |
US4611289A (en) * | 1983-09-29 | 1986-09-09 | Coppola Anthony F | Computer power management system |
US4698748A (en) * | 1983-10-07 | 1987-10-06 | Essex Group, Inc. | Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity |
US4780843A (en) * | 1983-11-07 | 1988-10-25 | Motorola, Inc. | Wait mode power reduction system and method for data processor |
US4893271A (en) * | 1983-11-07 | 1990-01-09 | Motorola, Inc. | Synthesized clock microcomputer with power saving |
US4510398A (en) * | 1983-12-13 | 1985-04-09 | Honeywell Inc. | Add/shed load control according to multiple add/shed sequences |
US4766567A (en) * | 1984-04-19 | 1988-08-23 | Ltd. Nippondenso Co. | One-chip data processing device including low voltage detector |
US4835681A (en) * | 1984-06-27 | 1989-05-30 | Compaq Computer Corporation | Personal computer having normal and high speed execution modes |
US4663539A (en) * | 1984-11-29 | 1987-05-05 | Burroughs Corporation | Local power switching control subsystem |
US4754397A (en) * | 1985-02-15 | 1988-06-28 | Tandem Computers Incorporated | Fault tolerant modular subsystems for computers |
US4685032A (en) * | 1985-07-01 | 1987-08-04 | Honeywell Information Systems Inc. | Integrated backplane |
FR2591364B1 (en) * | 1985-12-05 | 1990-11-02 | Mary Joel | DEVICE FOR EVALUATING, BY MEASUREMENT, THE PERFORMANCE OF A COMPUTER SYSTEM. |
US4925311A (en) * | 1986-02-10 | 1990-05-15 | Teradata Corporation | Dynamically partitionable parallel processors |
GB2194082A (en) * | 1986-08-18 | 1988-02-24 | Philips Nv | Data processing apparatus with energy saving clocking device |
KR900005796B1 (en) * | 1986-12-02 | 1990-08-11 | 삼성전자 주식회사 | Method for controlling the power supply of modem |
JPS63163912A (en) * | 1986-12-26 | 1988-07-07 | Toshiba Corp | Microcomputer system |
US5339446A (en) * | 1986-12-26 | 1994-08-16 | Kabushiki Kaisha Toshiba | Power supply and method for use in a computer system to confirm a save operation of the computer system and to stop a supply of power to the computer system after confirmation |
JPS63236113A (en) * | 1987-03-25 | 1988-10-03 | Toshiba Corp | Battery driven portable equipment |
US4881205A (en) * | 1987-04-21 | 1989-11-14 | Casio Computer Co., Ltd. | Compact electronic apparatus with a refresh unit for a dynamic type memory |
JP2537364B2 (en) | 1987-06-10 | 1996-09-25 | 浜松ホトニクス株式会社 | Voltage detector |
JP2760787B2 (en) * | 1987-08-28 | 1998-06-04 | 株式会社日立製作所 | Operation control device for electronic computer system |
US4922450A (en) * | 1987-10-08 | 1990-05-01 | Rose Frederick A | Communications management system having multiple power control modes |
US4943762A (en) * | 1988-01-27 | 1990-07-24 | Codar Technology, Inc. | Power supply system |
DK174975B1 (en) * | 1988-05-06 | 2004-04-05 | Toppan Printing Co Ltd | Integrated circuit board |
US4831634A (en) * | 1988-07-15 | 1989-05-16 | Bull Hn Information Systems Inc. | Modem backplane interconnections |
US5025387A (en) * | 1988-09-06 | 1991-06-18 | Motorola, Inc. | Power saving arrangement for a clocked digital circuit |
US4949254A (en) * | 1988-09-29 | 1990-08-14 | Ibm Corp. | Method to manage concurrent execution of a distributed application program by a host computer and a large plurality of intelligent work stations on an SNA network |
US4980836A (en) * | 1988-10-14 | 1990-12-25 | Compaq Computer Corporation | Apparatus for reducing computer system power consumption |
US5249298A (en) * | 1988-12-09 | 1993-09-28 | Dallas Semiconductor Corporation | Battery-initiated touch-sensitive power-up |
US5175845A (en) * | 1988-12-09 | 1992-12-29 | Dallas Semiconductor Corp. | Integrated circuit with watchdog timer and sleep control logic which places IC and watchdog timer into sleep mode |
US5031089A (en) * | 1988-12-30 | 1991-07-09 | United States Of America As Represented By The Administrator, National Aeronautics And Space Administration | Dynamic resource allocation scheme for distributed heterogeneous computer systems |
US5048014A (en) * | 1988-12-30 | 1991-09-10 | Datapoint Corporation | Dynamic network reconfiguration technique for directed-token expanded-address LAN |
US5247164A (en) * | 1989-01-26 | 1993-09-21 | Hitachi Maxell, Ltd. | IC card and portable terminal |
US4974180A (en) * | 1989-01-27 | 1990-11-27 | Honeywell Inc. | Method and apparatus for testing signal quality in a burner control system |
US4963769A (en) * | 1989-05-08 | 1990-10-16 | Cypress Semiconductor | Circuit for selective power-down of unused circuitry |
US5041964A (en) * | 1989-06-12 | 1991-08-20 | Grid Systems Corporation | Low-power, standby mode computer |
US4947180A (en) * | 1989-06-14 | 1990-08-07 | Terk Technologies Corporation | FM antenna |
US5119377A (en) * | 1989-06-16 | 1992-06-02 | International Business Machines Corporation | System and method for software error early detection and data capture |
US5123107A (en) * | 1989-06-20 | 1992-06-16 | Mensch Jr William D | Topography of CMOS microcomputer integrated circuit chip including core processor and memory, priority, and I/O interface circuitry coupled thereto |
DE479887T1 (en) * | 1989-06-30 | 1992-12-17 | Poqet Computer Corp., Santa Clara, Calif., Us | POWER SUPPLY MANAGEMENT SYSTEM FOR COMPUTERS. |
US5021679A (en) * | 1989-06-30 | 1991-06-04 | Poqet Computer Corporation | Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency |
US4991129A (en) * | 1989-07-25 | 1991-02-05 | Areal Technology, Inc. | Dual mode actuator for disk drive useful with a portable computer |
US5222239A (en) * | 1989-07-28 | 1993-06-22 | Prof. Michael H. Davis | Process and apparatus for reducing power usage microprocessor devices operating from stored energy sources |
US4968900A (en) * | 1989-07-31 | 1990-11-06 | Harris Corporation | Programmable speed/power arrangement for integrated devices having logic matrices |
US4963900A (en) * | 1989-08-01 | 1990-10-16 | International Business Machines Corporation | Multiple laser beam scanning optics |
JPH03119416A (en) * | 1989-10-03 | 1991-05-21 | Toshiba Corp | Computer system |
US5247655A (en) * | 1989-11-07 | 1993-09-21 | Chips And Technologies, Inc. | Sleep mode refresh apparatus |
US5201059A (en) * | 1989-11-13 | 1993-04-06 | Chips And Technologies, Inc. | Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input in predefined period to predefined variance |
US5355501A (en) * | 1990-03-09 | 1994-10-11 | Novell, Inc. | Idle detection system |
US5265250A (en) * | 1990-03-29 | 1993-11-23 | At&T Bell Laboratories | Apparatus and methods for performing an application-defined operation on data as part of a system-defined operation on the data |
US5247213A (en) * | 1990-05-08 | 1993-09-21 | Advanced Micro Devices, Inc. | Programmable sense amplifier power reduction |
US5251320A (en) * | 1990-05-25 | 1993-10-05 | International Business Machines Corporation | Power controller for permitting multiple processors to power up shared input/output devices and inhibit power down until all processors have ceased service with the I/O devices |
US5396635A (en) | 1990-06-01 | 1995-03-07 | Vadem Corporation | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US5239652A (en) * | 1991-02-04 | 1993-08-24 | Apple Computer, Inc. | Arrangement for reducing computer power consumption by turning off the microprocessor when inactive |
CA2071804A1 (en) * | 1991-06-24 | 1992-12-25 | Ronald G. Ward | Computer system manager |
US5369771A (en) * | 1991-12-23 | 1994-11-29 | Dell U.S.A., L.P. | Computer with transparent power-saving manipulation of CPU clock |
US6535798B1 (en) * | 1998-12-03 | 2003-03-18 | Intel Corporation | Thermal management in a system |
JP3297389B2 (en) * | 1998-12-07 | 2002-07-02 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Power consumption control method and electric equipment |
-
1993
- 1993-02-12 US US08/017,975 patent/US5396635A/en not_active Expired - Lifetime
-
1995
- 1995-06-02 US US08/460,078 patent/US5799198A/en not_active Expired - Lifetime
- 1995-06-02 US US08/458,189 patent/US5710929A/en not_active Expired - Lifetime
-
1996
- 1996-12-17 US US08/768,331 patent/US5758175A/en not_active Expired - Lifetime
- 1996-12-17 US US08/767,821 patent/US5892959A/en not_active Expired - Lifetime
-
1998
- 1998-07-23 US US09/121,352 patent/US6079025A/en not_active Expired - Lifetime
-
2000
- 2000-04-25 US US09/558,473 patent/US6584571B1/en not_active Expired - Fee Related
-
2001
- 2001-05-18 US US09/860,221 patent/US7134011B2/en not_active Expired - Lifetime
- 2001-05-18 US US09/860,237 patent/US20020007464A1/en not_active Abandoned
- 2001-05-18 US US09/860,995 patent/US7237129B2/en not_active Expired - Lifetime
- 2001-05-18 US US09/860,214 patent/US20020007463A1/en not_active Abandoned
- 2001-05-18 US US09/860,303 patent/US20020004915A1/en not_active Abandoned
- 2001-05-18 US US09/860,302 patent/US6859882B2/en not_active Ceased
- 2001-05-18 US US09/860,212 patent/US20020004912A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4635195A (en) * | 1984-09-25 | 1987-01-06 | Burroughs Corporation | Power control network using reliable communications protocol |
US4677566A (en) * | 1984-10-18 | 1987-06-30 | Burroughs Corporation | Power control network for multiple digital modules |
US5167024A (en) * | 1989-09-08 | 1992-11-24 | Apple Computer, Inc. | Power management for a laptop computer with slow and sleep modes |
US5218704A (en) * | 1989-10-30 | 1993-06-08 | Texas Instruments | Real-time power conservation for portable computers |
US6397340B2 (en) * | 1989-10-30 | 2002-05-28 | Texas Instruments Incorporated | Real-time power conservation for electronic device having a processor |
Cited By (268)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7099934B1 (en) * | 1996-07-23 | 2006-08-29 | Ewing Carrel W | Network-connecting power manager for remote appliances |
US9104393B2 (en) | 1996-07-23 | 2015-08-11 | Server Technology, Inc. | Power-manager configuration upload and download method and system for network managers |
US20040028794A1 (en) * | 1997-12-19 | 2004-02-12 | Lipton, Division Of Conopco, Inc. | Olive oil containing food composition |
US20090235104A1 (en) * | 2000-09-27 | 2009-09-17 | Fung Henry T | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment |
US20020062454A1 (en) * | 2000-09-27 | 2002-05-23 | Amphus, Inc. | Dynamic power and workload management for multi-server system |
US20060248359A1 (en) * | 2000-09-27 | 2006-11-02 | Fung Henry T | Power on demand and workload management system and method |
US20060253717A1 (en) * | 2000-09-27 | 2006-11-09 | Fung Henry T | System and method for activity or event based dynamic energy conserving server reconfiguration |
US20060259797A1 (en) * | 2000-09-27 | 2006-11-16 | Fung Henry T | System, method, architecture, and computer program product for dynamic power management in a computer system |
US7032119B2 (en) * | 2000-09-27 | 2006-04-18 | Amphus, Inc. | Dynamic power and workload management for multi-server system |
US20060265609A1 (en) * | 2000-09-27 | 2006-11-23 | Fung Henry T | System, method, and architecture for dynamic service power management and dynamic workload management for multi-server environment |
US8700923B2 (en) | 2000-09-27 | 2014-04-15 | Huron Ip Llc | Apparatus and method for modular dynamically power managed power supply and cooling system for computer systems, server applications, and other electronic devices |
US8074092B2 (en) | 2000-09-27 | 2011-12-06 | Huron Ip Llc | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment |
US7721125B2 (en) | 2001-04-11 | 2010-05-18 | Huron Ip, Llc | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US20060259796A1 (en) * | 2001-04-11 | 2006-11-16 | Fung Henry T | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment |
US6690585B2 (en) | 2001-08-29 | 2004-02-10 | Oqo, Inc. | Bi-directional DC power conversion system |
US20080172484A1 (en) * | 2001-09-07 | 2008-07-17 | Frederic Charron | Site integration management system for operational support service in an internet data center |
US8788643B2 (en) * | 2001-09-07 | 2014-07-22 | International Business Machines Corporation | Site integration management system for operational support service in an internet data center |
US20040167732A1 (en) * | 2002-01-02 | 2004-08-26 | American Power Conversion Corporation | Method and apparatus for preventing overloads of power distribution networks |
US9048688B2 (en) | 2002-01-02 | 2015-06-02 | Schneider Electric It Corporation | Method and apparatus for preventing overloads of power distribution networks |
US20070150215A1 (en) * | 2002-01-02 | 2007-06-28 | American Power Conversion Corporation | Method and apparatus for preventing overloads of power distribution networks |
US7865272B2 (en) | 2002-01-02 | 2011-01-04 | American Power Conversion Corporation | Method and apparatus for preventing overloads of power distribution networks |
US7099784B2 (en) * | 2002-01-02 | 2006-08-29 | American Power Conversion Corporation | Method and apparatus for preventing overloads of power distribution networks |
US20040025071A1 (en) * | 2002-01-18 | 2004-02-05 | Dominique Vicard | Distributed computing system and method |
US20030182415A1 (en) * | 2002-01-18 | 2003-09-25 | Dominique Vicard | Power management method and apparatus |
US7296050B2 (en) | 2002-01-18 | 2007-11-13 | Hewlett-Packard Development Company L.P. | Distributed computing system and method |
EP1329798A1 (en) * | 2002-01-18 | 2003-07-23 | Hewlett-Packard Company, A Delaware Corporation | Power management method and apparatus |
EP1333361A3 (en) * | 2002-01-30 | 2004-04-14 | Hewlett-Packard Company | Computing device having programmable state transitions |
US6961859B2 (en) | 2002-01-30 | 2005-11-01 | Hewlett Packard Development Company, L.P | Computing device having programmable state transitions |
EP1333361A2 (en) * | 2002-01-30 | 2003-08-06 | Hewlett-Packard Company | Computing device having programmable state transitions |
US20030145242A1 (en) * | 2002-01-30 | 2003-07-31 | Derocher Michael D. | Computing device having programmable state transitions |
US6795928B2 (en) * | 2002-03-18 | 2004-09-21 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US20030177406A1 (en) * | 2002-03-18 | 2003-09-18 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US6964539B2 (en) * | 2002-03-18 | 2005-11-15 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US20030177165A1 (en) * | 2002-03-18 | 2003-09-18 | International Business Machines Corporation | Method for managing power consumption of multiple computer servers |
US7398293B2 (en) * | 2002-04-17 | 2008-07-08 | Dell Products L.P. | System and method for using a shared bus for video communications |
US20030200345A1 (en) * | 2002-04-17 | 2003-10-23 | Dell Products L.P. | System and method for using a shared bus for video communications |
US7155525B2 (en) | 2002-05-28 | 2006-12-26 | Newisys, Inc. | Transaction management in systems having multiple multi-processor clusters |
US20030233388A1 (en) * | 2002-05-28 | 2003-12-18 | Newisys, Inc. A Delaware Corporation | Transaction management in systems having multiple multi-processor clusters |
US20030225938A1 (en) * | 2002-05-28 | 2003-12-04 | Newisys, Inc., A Delaware Corporation | Routing mechanisms in systems having multiple multi-processor clusters |
US20030225909A1 (en) * | 2002-05-28 | 2003-12-04 | Newisys, Inc. | Address space management in systems having multiple multi-processor clusters |
US7103636B2 (en) | 2002-05-28 | 2006-09-05 | Newisys, Inc. | Methods and apparatus for speculative probing of a remote cluster |
US7251698B2 (en) | 2002-05-28 | 2007-07-31 | Newisys, Inc. | Address space management in systems having multiple multi-processor clusters |
US7281055B2 (en) | 2002-05-28 | 2007-10-09 | Newisys, Inc. | Routing mechanisms in systems having multiple multi-processor clusters |
US7058828B2 (en) | 2002-08-12 | 2006-06-06 | Hewlett-Packard Development Company, L.P. | System, method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements |
US7100056B2 (en) | 2002-08-12 | 2006-08-29 | Hewlett-Packard Development Company, L.P. | System and method for managing processor voltage in a multi-processor computer system for optimized performance |
US20040030944A1 (en) * | 2002-08-12 | 2004-02-12 | Barr Andrew H. | System, method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements |
GB2393540A (en) * | 2002-08-12 | 2004-03-31 | Hewlett Packard Development Co | Managing the operating frequency of blades |
US20040030942A1 (en) * | 2002-08-12 | 2004-02-12 | Barr Andrew H. | Voltage modulation in conjunction with performance optimization at processor level |
GB2393540B (en) * | 2002-08-12 | 2005-10-26 | Hewlett Packard Development Co | System,method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements |
US20050180488A1 (en) * | 2002-08-23 | 2005-08-18 | Stefan Rusu | Apparatus for thermal management of multiple core microprocessors |
US20040037346A1 (en) * | 2002-08-23 | 2004-02-26 | Stefan Rusu | Apparatus for thermal management of multiple core microprocessors |
US7144152B2 (en) * | 2002-08-23 | 2006-12-05 | Intel Corporation | Apparatus for thermal management of multiple core microprocessors |
US6908227B2 (en) * | 2002-08-23 | 2005-06-21 | Intel Corporation | Apparatus for thermal management of multiple core microprocessors |
US7003633B2 (en) | 2002-11-04 | 2006-02-21 | Newisys, Inc. | Methods and apparatus for managing probe requests |
US7346744B1 (en) | 2002-11-04 | 2008-03-18 | Newisys, Inc. | Methods and apparatus for maintaining remote cluster state information |
US20070055826A1 (en) * | 2002-11-04 | 2007-03-08 | Newisys, Inc., A Delaware Corporation | Reducing probe traffic in multiprocessor systems |
US7296121B2 (en) | 2002-11-04 | 2007-11-13 | Newisys, Inc. | Reducing probe traffic in multiprocessor systems |
US20040088492A1 (en) * | 2002-11-04 | 2004-05-06 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for managing probe requests |
US20040098475A1 (en) * | 2002-11-19 | 2004-05-20 | Newisys, Inc., A Delaware Corporation | Methods and apparatus for distributing system management signals |
WO2004046946A3 (en) * | 2002-11-19 | 2004-09-23 | Newisys Inc | Methods and apparatus for distributing system management signals |
US7577755B2 (en) | 2002-11-19 | 2009-08-18 | Newisys, Inc. | Methods and apparatus for distributing system management signals |
WO2004046946A2 (en) * | 2002-11-19 | 2004-06-03 | Newisys, Inc. | Methods and apparatus for distributing system management signals |
US20070266266A1 (en) * | 2002-12-30 | 2007-11-15 | International Business Machines Corporation | Power Management System |
US7596686B2 (en) | 2002-12-30 | 2009-09-29 | International Business Machines Corporation | Power management system |
US20040128564A1 (en) * | 2002-12-30 | 2004-07-01 | Dubinsky Dean V. | Power management system |
US7290152B2 (en) | 2002-12-30 | 2007-10-30 | International Business Machines Corporation | Method and system for managing power within a compute component of a multiprocessor system |
WO2004059452A3 (en) * | 2002-12-30 | 2004-10-28 | Ibm | Power management system |
US7418517B2 (en) | 2003-01-30 | 2008-08-26 | Newisys, Inc. | Methods and apparatus for distributing system management signals |
WO2004070619A2 (en) * | 2003-01-30 | 2004-08-19 | Newisys, Inc. | Methods and apparatus for distributing system management signals |
WO2004070619A3 (en) * | 2003-01-30 | 2005-04-28 | Newisys Inc | Methods and apparatus for distributing system management signals |
US20040153507A1 (en) * | 2003-01-30 | 2004-08-05 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for distributing system management signals |
US20040174906A1 (en) * | 2003-03-05 | 2004-09-09 | Takahiro Ohkuma | Packet processing circuit |
US7443887B2 (en) * | 2003-03-05 | 2008-10-28 | Nec Corporation | Packet processing circuit |
WO2005008460A1 (en) * | 2003-03-31 | 2005-01-27 | Intel Corporation (A Delaware Corporation) | Method and apparatus for programming a functionality of an integrated circuit (ic) |
CN100412748C (en) * | 2003-03-31 | 2008-08-20 | 英特尔公司 | Method and apparatus for programming a functionality of an integrated circuit (IC) |
US7324450B2 (en) | 2003-03-31 | 2008-01-29 | Intel Corporation | Method and apparatus for programming a functionality of an integrated circuit (IC) |
US7334089B2 (en) | 2003-05-20 | 2008-02-19 | Newisys, Inc. | Methods and apparatus for providing cache state information |
US20040236912A1 (en) * | 2003-05-20 | 2004-11-25 | Newisys, Inc. A Delaware Corporation | Methods and apparatus for providing cache state information |
US7386626B2 (en) | 2003-06-23 | 2008-06-10 | Newisys, Inc. | Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems |
US20040260832A1 (en) * | 2003-06-23 | 2004-12-23 | Newisys, Inc., A Delaware Corporation | Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems |
US7577727B2 (en) | 2003-06-27 | 2009-08-18 | Newisys, Inc. | Dynamic multiple cluster system reconfiguration |
US7337279B2 (en) | 2003-06-27 | 2008-02-26 | Newisys, Inc. | Methods and apparatus for sending targeted probes |
US20040268052A1 (en) * | 2003-06-27 | 2004-12-30 | Newisys, Inc., A Delaware Corporation | Methods and apparatus for sending targeted probes |
US20050021699A1 (en) * | 2003-06-27 | 2005-01-27 | Newisys, Inc. | Dynamic multiple cluster system reconfiguration |
US20060206729A1 (en) * | 2003-07-30 | 2006-09-14 | Christian Hentschel | Flexible power reduction for embedded components |
US7159137B2 (en) | 2003-08-05 | 2007-01-02 | Newisys, Inc. | Synchronized communication between multi-processor clusters of multi-cluster computer systems |
US20050034007A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Synchronized communication between multi-processor clusters of multi-cluster computer systems |
US7117419B2 (en) | 2003-08-05 | 2006-10-03 | Newisys, Inc. | Reliable communication between multi-processor clusters of multi-cluster computer systems |
US20050034048A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Reliable communication between multi-processor clusters of multi-cluster computer systems |
US7395347B2 (en) | 2003-08-05 | 2008-07-01 | Newisys, Inc, | Communication between and within multi-processor clusters of multi-cluster computer systems |
US20050034033A1 (en) * | 2003-08-05 | 2005-02-10 | Newisys, Inc. | Communication between and within multi-processor clusters of multi-cluster computer systems |
US7103823B2 (en) | 2003-08-05 | 2006-09-05 | Newisys, Inc. | Communication between multi-processor clusters of multi-cluster computer systems |
US8473776B2 (en) | 2003-08-14 | 2013-06-25 | Compellent Technologies | Virtual disk drive system and method |
US9436390B2 (en) | 2003-08-14 | 2016-09-06 | Dell International L.L.C. | Virtual disk drive system and method |
US8020036B2 (en) | 2003-08-14 | 2011-09-13 | Compellent Technologies | Virtual disk drive system and method |
US8555108B2 (en) | 2003-08-14 | 2013-10-08 | Compellent Technologies | Virtual disk drive system and method |
US7849352B2 (en) | 2003-08-14 | 2010-12-07 | Compellent Technologies | Virtual disk drive system and method |
US20100050013A1 (en) * | 2003-08-14 | 2010-02-25 | Soran Philip E | Virtual disk drive system and method |
US20090300412A1 (en) * | 2003-08-14 | 2009-12-03 | Soran Philip E | Virtual disk drive system and method |
US9021295B2 (en) | 2003-08-14 | 2015-04-28 | Compellent Technologies | Virtual disk drive system and method |
US7962778B2 (en) | 2003-08-14 | 2011-06-14 | Compellent Technologies | Virtual disk drive system and method |
US20110078119A1 (en) * | 2003-08-14 | 2011-03-31 | Soran Philip E | Virtual disk drive system and method |
US8321721B2 (en) | 2003-08-14 | 2012-11-27 | Compellent Technologies | Virtual disk drive system and method |
US9489150B2 (en) | 2003-08-14 | 2016-11-08 | Dell International L.L.C. | System and method for transferring data between different raid data storage types for current data and replay data |
US9047216B2 (en) | 2003-08-14 | 2015-06-02 | Compellent Technologies | Virtual disk drive system and method |
US8560880B2 (en) | 2003-08-14 | 2013-10-15 | Compellent Technologies | Virtual disk drive system and method |
US20090138755A1 (en) * | 2003-08-14 | 2009-05-28 | Soran Philip E | Virtual disk drive system and method |
US7945810B2 (en) | 2003-08-14 | 2011-05-17 | Compellent Technologies | Virtual disk drive system and method |
US20090132617A1 (en) * | 2003-08-14 | 2009-05-21 | Soran Philip E | Virtual disk drive system and method |
US10067712B2 (en) | 2003-08-14 | 2018-09-04 | Dell International L.L.C. | Virtual disk drive system and method |
US7941695B2 (en) | 2003-08-14 | 2011-05-10 | Compellent Technolgoies | Virtual disk drive system and method |
US20090089504A1 (en) * | 2003-08-14 | 2009-04-02 | Soran Philip E | Virtual Disk Drive System and Method |
US9043627B2 (en) | 2003-08-15 | 2015-05-26 | Apple Inc. | Methods and apparatuses for controlling the temperature of a data processing system |
US8448000B2 (en) | 2003-08-15 | 2013-05-21 | Apple Inc. | Methods and apparatuses for operating a data processing system |
US10775863B2 (en) | 2003-08-15 | 2020-09-15 | Apple Inc. | Methods and apparatuses for controlling the temperature of a data processing system |
US20050049729A1 (en) * | 2003-08-15 | 2005-03-03 | Michael Culbert | Methods and apparatuses for operating a data processing system |
US20100117579A1 (en) * | 2003-08-15 | 2010-05-13 | Michael Culbert | Methods and apparatuses for operating a data processing system |
US9317090B2 (en) | 2003-08-15 | 2016-04-19 | Apple Inc. | Methods and apparatuses for operating a data processing system |
US8237386B2 (en) | 2003-08-15 | 2012-08-07 | Apple Inc. | Methods and apparatuses for operating a data processing system |
US7451332B2 (en) * | 2003-08-15 | 2008-11-11 | Apple Inc. | Methods and apparatuses for controlling the temperature of a data processing system |
US7472306B2 (en) | 2004-05-18 | 2008-12-30 | Intel Corporation | Processor timing apparatus, systems, and methods |
WO2005116799A2 (en) * | 2004-05-18 | 2005-12-08 | Intel Corporation (A Delaware Corporation) | Processor timing apparatus, systems, and methods |
US20050262370A1 (en) * | 2004-05-18 | 2005-11-24 | Intel Corporation | Processor timing apparatus, systems, and methods |
WO2005116799A3 (en) * | 2004-05-18 | 2006-04-20 | Intel Corp | Processor timing apparatus, systems, and methods |
KR100887407B1 (en) * | 2004-05-18 | 2009-03-06 | 인텔 코포레이션 | Processor timing apparatus, systems, and methods |
US9223389B2 (en) | 2004-07-27 | 2015-12-29 | Intel Corporation | Method and apparatus for a zero voltage processor |
WO2006019973A1 (en) * | 2004-07-27 | 2006-02-23 | Intel Corporation | Power management coordination in multi-core processors |
US8726048B2 (en) | 2004-07-27 | 2014-05-13 | Intel Corporation | Power management coordination in multi-core processors |
US9141180B2 (en) | 2004-07-27 | 2015-09-22 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US9081575B2 (en) | 2004-07-27 | 2015-07-14 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US9223390B2 (en) | 2004-07-27 | 2015-12-29 | Intel Corporation | Method and apparatus for a zero voltage processor |
US9841807B2 (en) | 2004-07-27 | 2017-12-12 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US9235258B2 (en) | 2004-07-27 | 2016-01-12 | Intel Corporation | Method and apparatus for a zero voltage processor |
US9870044B2 (en) | 2004-07-27 | 2018-01-16 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US20060069936A1 (en) * | 2004-09-30 | 2006-03-30 | Lint Bernard J | Global and pseudo power state management for multiple processing elements |
US7426648B2 (en) * | 2004-09-30 | 2008-09-16 | Intel Corporation | Global and pseudo power state management for multiple processing elements |
CN100381978C (en) * | 2005-01-07 | 2008-04-16 | 戴尔产品有限公司 | System and method for power management of plural information handling systems |
US20080215900A1 (en) * | 2005-06-09 | 2008-09-04 | International Business Machines Corporation | Power-Managed Server and Method for Managing Power Consumption |
US20070005994A1 (en) * | 2005-06-09 | 2007-01-04 | International Business Machines Corporation | Power management server and method for managing power consumption |
US8108703B2 (en) | 2005-06-09 | 2012-01-31 | International Business Machines Corporation | Power management server for managing power consumption |
US20060282688A1 (en) * | 2005-06-09 | 2006-12-14 | International Business Machines Corporation | Hierarchical system and method for managing power usage among server data processing systems |
US20060282685A1 (en) * | 2005-06-09 | 2006-12-14 | International Business Machines Corporation | Distributed system and method for managing power usage among server data processing systems |
US20060282686A1 (en) * | 2005-06-09 | 2006-12-14 | Bahali Sumanta K | System and method for managing power usage of a data processing system subsystem |
US7664968B2 (en) | 2005-06-09 | 2010-02-16 | International Business Machines Corporation | System and method for managing power usage of a data processing system subsystem |
US7992021B2 (en) | 2005-06-09 | 2011-08-02 | International Business Machines Corporation | Power-managed server and method for managing power consumption |
US7386743B2 (en) | 2005-06-09 | 2008-06-10 | International Business Machines Corporation | Power-managed server and method for managing power consumption |
US7509506B2 (en) | 2005-06-09 | 2009-03-24 | International Business Machines Corporation | Hierarchical system and method for managing power usage among server data processing systems |
US7421599B2 (en) | 2005-06-09 | 2008-09-02 | International Business Machines Corporation | Power management server and method for managing power consumption |
US20090031153A1 (en) * | 2005-06-09 | 2009-01-29 | Ibm Corporation | Power Management Server for Managing Power Consumption |
US7467311B2 (en) | 2005-06-09 | 2008-12-16 | International Business Machines Corporation | Distributed system and method for managing power usage among server data processing systems |
US9671845B2 (en) | 2005-08-25 | 2017-06-06 | Apple Inc. | Methods and apparatuses for dynamic power control |
US20070067136A1 (en) * | 2005-08-25 | 2007-03-22 | Conroy David G | Methods and apparatuses for dynamic thermal control |
US8578189B2 (en) | 2005-08-25 | 2013-11-05 | Apple Inc. | Methods and apparatuses for dynamic power control |
US8374730B2 (en) | 2005-08-25 | 2013-02-12 | Apple Inc. | Methods and apparatuses for dynamic thermal control |
US20090276651A1 (en) * | 2005-08-25 | 2009-11-05 | Conroy David G | Methods and Apparatuses for Dynamic Power Control |
US8662943B2 (en) | 2005-08-25 | 2014-03-04 | Apple Inc. | Thermal control arrangement for a data processing system |
US8751849B2 (en) | 2005-08-25 | 2014-06-10 | Apple Inc. | Methods and apparatuses for dynamic power control |
US9274574B2 (en) | 2005-08-25 | 2016-03-01 | Apple Inc. | Methods and apparatuses for determining throttle settings to satisfy a system power constraint |
US8332679B2 (en) | 2005-08-25 | 2012-12-11 | Apple Inc. | Methods and apparatuses for managing power by leveraging intermediate power margins |
US7802120B2 (en) | 2005-08-25 | 2010-09-21 | Apple Inc. | Methods and apparatuses for dynamic power control |
US20110001358A1 (en) * | 2005-08-25 | 2011-01-06 | Conroy David G | Methods and apparatuses for dynamic power control |
US20070050650A1 (en) * | 2005-08-25 | 2007-03-01 | Conroy David G | Methods and apparatuses for dynamic power control |
US7788516B2 (en) | 2005-08-25 | 2010-08-31 | Apple Inc. | Methods and apparatuses for dynamic power control |
US20070049134A1 (en) * | 2005-08-25 | 2007-03-01 | Conroy David G | Methods and apparatuses for dynamic power control |
US8307224B2 (en) | 2005-08-25 | 2012-11-06 | Apple Inc. | Methods and apparatuses for dynamic power control |
US8332665B2 (en) | 2005-08-25 | 2012-12-11 | Apple Inc. | Methods and apparatuses for dynamic power control |
US20070049133A1 (en) * | 2005-08-25 | 2007-03-01 | Conroy David G | Methods and apparatuses for dynamic power control |
US8707066B2 (en) | 2005-12-30 | 2014-04-22 | Intel Corporation | Method and apparatus for a zero voltage processor sleep state |
US8707062B2 (en) | 2005-12-30 | 2014-04-22 | Intel Corporation | Method and apparatus for powered off processor core mode |
US20110231681A1 (en) * | 2005-12-30 | 2011-09-22 | Jose Allarey | Method and apparatus for a zero voltage processor sleep state |
US10296237B2 (en) | 2006-05-24 | 2019-05-21 | Dell International L.L.C. | System and method for raid management, reallocation, and restripping |
US8230193B2 (en) | 2006-05-24 | 2012-07-24 | Compellent Technologies | System and method for raid management, reallocation, and restriping |
US20080091877A1 (en) * | 2006-05-24 | 2008-04-17 | Klemm Michael J | Data progression disk locality optimization system and method |
US20080109601A1 (en) * | 2006-05-24 | 2008-05-08 | Klemm Michael J | System and method for raid management, reallocation, and restriping |
US20110167219A1 (en) * | 2006-05-24 | 2011-07-07 | Klemm Michael J | System and method for raid management, reallocation, and restripping |
US7886111B2 (en) * | 2006-05-24 | 2011-02-08 | Compellent Technologies | System and method for raid management, reallocation, and restriping |
US9244625B2 (en) | 2006-05-24 | 2016-01-26 | Compellent Technologies | System and method for raid management, reallocation, and restriping |
US7793126B2 (en) | 2007-01-19 | 2010-09-07 | Microsoft Corporation | Using priorities and power usage to allocate power budget |
US20080178019A1 (en) * | 2007-01-19 | 2008-07-24 | Microsoft Corporation | Using priorities and power usage to allocate power budget |
US8621248B1 (en) | 2007-06-08 | 2013-12-31 | Exaflop Llc | Load control in a data center |
US8645722B1 (en) | 2007-06-08 | 2014-02-04 | Exaflop Llc | Computer and data center load determination |
US10558768B1 (en) * | 2007-06-08 | 2020-02-11 | Google Llc | Computer and data center load determination |
US8595515B1 (en) * | 2007-06-08 | 2013-11-26 | Google Inc. | Powering a data center |
US8601287B1 (en) | 2007-06-08 | 2013-12-03 | Exaflop Llc | Computer and data center load determination |
US9946815B1 (en) | 2007-06-08 | 2018-04-17 | Google Llc | Computer and data center load determination |
US10339227B1 (en) | 2007-06-08 | 2019-07-02 | Google Llc | Data center design |
US11017130B1 (en) | 2007-06-08 | 2021-05-25 | Google Llc | Data center design |
US8949646B1 (en) * | 2007-06-08 | 2015-02-03 | Google Inc. | Data center load monitoring for utilizing an access power amount based on a projected peak power usage and a monitored power usage |
US8700929B1 (en) | 2007-06-08 | 2014-04-15 | Exaflop Llc | Load control in a data center |
US20090055897A1 (en) * | 2007-08-21 | 2009-02-26 | American Power Conversion Corporation | System and method for enforcing network device provisioning policy |
US8910234B2 (en) * | 2007-08-21 | 2014-12-09 | Schneider Electric It Corporation | System and method for enforcing network device provisioning policy |
US20090077398A1 (en) * | 2007-09-18 | 2009-03-19 | International Business Machines Corporation | Workload Apportionment According to Mean and Variance |
US7930573B2 (en) | 2007-09-18 | 2011-04-19 | International Business Machines Corporation | Workload apportionment according to mean and variance |
US20090177422A1 (en) * | 2008-01-07 | 2009-07-09 | Keith Cox | Forced idle of a data processing system |
US8225121B2 (en) | 2008-01-07 | 2012-07-17 | Apple Inc. | Forced idle of a data processing system |
US20090177907A1 (en) * | 2008-01-07 | 2009-07-09 | Sotomayor Jr Guy G | Forced idle of a data processing system |
US20110219247A1 (en) * | 2008-01-07 | 2011-09-08 | Sotomayor Jr Guy G | Forced idle of a data processing system |
US7949889B2 (en) | 2008-01-07 | 2011-05-24 | Apple Inc. | Forced idle of a data processing system |
US7949888B2 (en) | 2008-01-07 | 2011-05-24 | Apple Inc. | Forced idle of a data processing system |
US7996690B2 (en) * | 2008-01-24 | 2011-08-09 | Dell Products L.P. | System and method for dynamic utilization-based power allocation in a modular information handling system |
US20090193276A1 (en) * | 2008-01-24 | 2009-07-30 | Sudhir Shetty | System and Method for Dynamic Utilization-Based Power Allocation in a Modular Information Handling System |
US8671294B2 (en) * | 2008-03-07 | 2014-03-11 | Raritan Americas, Inc. | Environmentally cognizant power management |
US8429431B2 (en) | 2008-03-07 | 2013-04-23 | Raritan Americas, Inc. | Methods of achieving cognizant power management |
US20100235654A1 (en) * | 2008-03-07 | 2010-09-16 | Malik Naim R | Methods of achieving cognizant power management |
US20090228726A1 (en) * | 2008-03-07 | 2009-09-10 | Malik Naim R | Environmentally Cognizant Power Management |
US10289184B2 (en) | 2008-03-07 | 2019-05-14 | Sunbird Software, Inc. | Methods of achieving cognizant power management |
US8756446B2 (en) | 2008-04-11 | 2014-06-17 | Freescale Semiconductor, Inc. | Microprocessor having a low-power mode and a non-low power mode, data processing system and computer program product |
US20090273334A1 (en) * | 2008-04-30 | 2009-11-05 | Holovacs Jayson T | System and Method for Efficient Association of a Power Outlet and Device |
US8713342B2 (en) | 2008-04-30 | 2014-04-29 | Raritan Americas, Inc. | System and method for efficient association of a power outlet and device |
US8554389B2 (en) | 2008-05-30 | 2013-10-08 | Apple Inc. | Thermal management techniques in an electronic device |
US8315746B2 (en) | 2008-05-30 | 2012-11-20 | Apple Inc. | Thermal management techniques in an electronic device |
US20100005331A1 (en) * | 2008-07-07 | 2010-01-07 | Siva Somasundaram | Automatic discovery of physical connectivity between power outlets and it equipment |
US8886985B2 (en) | 2008-07-07 | 2014-11-11 | Raritan Americas, Inc. | Automatic discovery of physical connectivity between power outlets and IT equipment |
US8918657B2 (en) | 2008-09-08 | 2014-12-23 | Virginia Tech Intellectual Properties | Systems, devices, and/or methods for managing energy usage |
US9546914B2 (en) | 2008-10-13 | 2017-01-17 | Apple Inc. | Method for estimating temperature at a critical point |
US8306772B2 (en) | 2008-10-13 | 2012-11-06 | Apple Inc. | Method for estimating temperature at a critical point |
US8737168B2 (en) | 2008-10-20 | 2014-05-27 | Siva Somasundaram | System and method for automatic determination of the physical location of data center equipment |
US20100214873A1 (en) * | 2008-10-20 | 2010-08-26 | Siva Somasundaram | System and method for automatic determination of the physical location of data center equipment |
US20100106989A1 (en) * | 2008-10-27 | 2010-04-29 | Shih-Heng Chen | Embedded system with power-saving functions and power-saving method thereof |
US20100256823A1 (en) * | 2009-04-04 | 2010-10-07 | Cisco Technology, Inc. | Mechanism for On-Demand Environmental Services Based on Network Activity |
US9287710B2 (en) | 2009-06-15 | 2016-03-15 | Google Inc. | Supplying grid ancillary services using controllable loads |
US8819334B2 (en) | 2009-07-13 | 2014-08-26 | Compellent Technologies | Solid state drive data storage system and method |
US8468292B2 (en) | 2009-07-13 | 2013-06-18 | Compellent Technologies | Solid state drive data storage system and method |
US20110010488A1 (en) * | 2009-07-13 | 2011-01-13 | Aszmann Lawrence E | Solid state drive data storage system and method |
US8589709B2 (en) * | 2009-07-23 | 2013-11-19 | Carnegie Mellon University | Systems and methods for managing power consumption and performance of a processor |
US20110022868A1 (en) * | 2009-07-23 | 2011-01-27 | Carnegie Mellon University | Systems and Methods for Managing Power Consumption and Performance of a Processor |
US9086823B2 (en) | 2009-08-24 | 2015-07-21 | Intel Corporation | Providing adaptive frequency control for a processor using utilization information |
US8527796B2 (en) * | 2009-08-24 | 2013-09-03 | Intel Corporation | Providing adaptive frequency control for a processor using utilization information |
US20110047401A1 (en) * | 2009-08-24 | 2011-02-24 | Werner James B | Providing Adaptive Frequency Control For A Processor |
US20110160916A1 (en) * | 2009-12-24 | 2011-06-30 | Bahali Sumanta K | Fan speed control of rack devices where sum of device airflows is greater than maximum airflow of rack |
US8805590B2 (en) | 2009-12-24 | 2014-08-12 | International Business Machines Corporation | Fan speed control of rack devices where sum of device airflows is greater than maximum airflow of rack |
US20110185198A1 (en) * | 2010-01-25 | 2011-07-28 | Masakazu Ukita | Electronic appliance, power management apparatus, and method of identifying appliance |
US8627118B2 (en) | 2010-05-24 | 2014-01-07 | International Business Machines Corporation | Chassis power allocation using expedited power permissions |
US8756442B2 (en) | 2010-12-16 | 2014-06-17 | Advanced Micro Devices, Inc. | System for processor power limit management |
US8452848B1 (en) * | 2011-01-31 | 2013-05-28 | Symantec Corporation | Facilitating secure 24x7 on-demand service availability while minimizing power consumption and power load spikes |
US9383791B1 (en) | 2012-01-18 | 2016-07-05 | Google Inc. | Accurate power allotment |
US9009500B1 (en) | 2012-01-18 | 2015-04-14 | Google Inc. | Method of correlating power in a data center by fitting a function to a plurality of pairs of actual power draw values and estimated power draw values determined from monitored CPU utilization of a statistical sample of computers in the data center |
US10983578B2 (en) | 2012-02-10 | 2021-04-20 | Server Technology, Inc. | Systems and methods for configuring a power distribution unit |
US9703342B2 (en) | 2012-02-10 | 2017-07-11 | Server Technology, Inc. | System and method for configuring plurality of linked power distribution units in which configuration data of the linked power distribution units are accessible by the remote system |
US9146851B2 (en) | 2012-03-26 | 2015-09-29 | Compellent Technologies | Single-level cell and multi-level cell hybrid solid state drive |
US9588707B2 (en) | 2015-01-28 | 2017-03-07 | International Business Machines Corporation | Object storage power consumption optimization |
US9798483B2 (en) | 2015-01-28 | 2017-10-24 | International Business Machines Corporation | Object storage power consumption optimization |
US11756335B2 (en) | 2015-02-26 | 2023-09-12 | Magic Leap, Inc. | Apparatus for a near-eye display |
US11790554B2 (en) | 2016-12-29 | 2023-10-17 | Magic Leap, Inc. | Systems and methods for augmented reality |
US11874468B2 (en) | 2016-12-30 | 2024-01-16 | Magic Leap, Inc. | Polychromatic light out-coupling apparatus, near-eye displays comprising the same, and method of out-coupling polychromatic light |
US11927759B2 (en) | 2017-07-26 | 2024-03-12 | Magic Leap, Inc. | Exit pupil expander |
US11567324B2 (en) | 2017-07-26 | 2023-01-31 | Magic Leap, Inc. | Exit pupil expander |
US10976789B2 (en) * | 2017-12-05 | 2021-04-13 | Vathys, Inc. | Systems and methods for thermal management of multilayered integrated circuits |
US20190171262A1 (en) * | 2017-12-05 | 2019-06-06 | Vathys, Inc. | Systems and methods for thermal management of multilayered integrated circuits |
US11953653B2 (en) | 2017-12-10 | 2024-04-09 | Magic Leap, Inc. | Anti-reflective coatings on optical waveguides |
US11762222B2 (en) | 2017-12-20 | 2023-09-19 | Magic Leap, Inc. | Insert for augmented reality viewing device |
US11776509B2 (en) | 2018-03-15 | 2023-10-03 | Magic Leap, Inc. | Image correction due to deformation of components of a viewing device |
US11908434B2 (en) | 2018-03-15 | 2024-02-20 | Magic Leap, Inc. | Image correction due to deformation of components of a viewing device |
US11885871B2 (en) | 2018-05-31 | 2024-01-30 | Magic Leap, Inc. | Radar head pose localization |
US11579441B2 (en) | 2018-07-02 | 2023-02-14 | Magic Leap, Inc. | Pixel intensity modulation using modifying gain values |
US11856479B2 (en) | 2018-07-03 | 2023-12-26 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality along a route with markers |
US11510027B2 (en) | 2018-07-03 | 2022-11-22 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality |
US11624929B2 (en) | 2018-07-24 | 2023-04-11 | Magic Leap, Inc. | Viewing device with dust seal integration |
US11598651B2 (en) | 2018-07-24 | 2023-03-07 | Magic Leap, Inc. | Temperature dependent calibration of movement detection devices |
US11630507B2 (en) | 2018-08-02 | 2023-04-18 | Magic Leap, Inc. | Viewing system with interpupillary distance compensation based on head motion |
US11609645B2 (en) | 2018-08-03 | 2023-03-21 | Magic Leap, Inc. | Unfused pose-based drift correction of a fused pose of a totem in a user interaction system |
US11960661B2 (en) | 2018-08-03 | 2024-04-16 | Magic Leap, Inc. | Unfused pose-based drift correction of a fused pose of a totem in a user interaction system |
US11521296B2 (en) | 2018-11-16 | 2022-12-06 | Magic Leap, Inc. | Image size triggered clarification to maintain image sharpness |
US11425189B2 (en) * | 2019-02-06 | 2022-08-23 | Magic Leap, Inc. | Target intent-based clock speed determination and adjustment to limit total heat generated by multiple processors |
US11762623B2 (en) | 2019-03-12 | 2023-09-19 | Magic Leap, Inc. | Registration of local content between first and second augmented reality viewers |
US11445232B2 (en) | 2019-05-01 | 2022-09-13 | Magic Leap, Inc. | Content provisioning system and method |
US11514673B2 (en) | 2019-07-26 | 2022-11-29 | Magic Leap, Inc. | Systems and methods for augmented reality |
US11737832B2 (en) | 2019-11-15 | 2023-08-29 | Magic Leap, Inc. | Viewing system for use in a surgical environment |
Also Published As
Publication number | Publication date |
---|---|
US20020004915A1 (en) | 2002-01-10 |
US6584571B1 (en) | 2003-06-24 |
US20020004913A1 (en) | 2002-01-10 |
US20020007464A1 (en) | 2002-01-17 |
US5799198A (en) | 1998-08-25 |
US7237129B2 (en) | 2007-06-26 |
US5710929A (en) | 1998-01-20 |
US20030188208A1 (en) | 2003-10-02 |
US6079025A (en) | 2000-06-20 |
US5396635A (en) | 1995-03-07 |
US7134011B2 (en) | 2006-11-07 |
US5758175A (en) | 1998-05-26 |
US5892959A (en) | 1999-04-06 |
US6859882B2 (en) | 2005-02-22 |
US20030200473A1 (en) | 2003-10-23 |
US20020004912A1 (en) | 2002-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7228441B2 (en) | Multi-server and multi-CPU power management system and method | |
US20020007463A1 (en) | Power on demand and workload management system and method | |
US7272735B2 (en) | Dynamic power and workload management for multi-server system | |
USRE40866E1 (en) | System, method, and architecture for dynamic server power management and dynamic workload management for multiserver environment | |
US7552350B2 (en) | System and method for activity or event base dynamic energy conserving server reconfiguration | |
US7058826B2 (en) | System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment | |
US7822967B2 (en) | Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices | |
US7721125B2 (en) | System, method, and architecture for dynamic server power management and dynamic workload management for multi-server environment | |
US20060248360A1 (en) | Multi-server and multi-CPU power management system and method | |
Elnozahy et al. | Energy-efficient server clusters | |
US20070250838A1 (en) | Computer workload redistribution | |
US20110264937A1 (en) | Computer energy conservation with a scalable psu configuration | |
Lefurgy et al. | Energy-efficient data centers and systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AMPHUS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUNG, HENRY T.;REEL/FRAME:011826/0073 Effective date: 20010515 |
|
AS | Assignment |
Owner name: VADEM LTD., CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:AMPHUS, INC.;REEL/FRAME:011999/0160 Effective date: 20010605 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |
|
AS | Assignment |
Owner name: AMPHUS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:VADEM LTD.;REEL/FRAME:018132/0348 Effective date: 20060809 |