Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020017933 A1
Publication typeApplication
Application numberUS 09/484,941
Publication dateFeb 14, 2002
Filing dateJan 18, 2000
Priority dateJan 18, 1999
Also published asDE60002233D1, DE60002233T2, EP1020995A1, EP1020995B1, US6404249
Publication number09484941, 484941, US 2002/0017933 A1, US 2002/017933 A1, US 20020017933 A1, US 20020017933A1, US 2002017933 A1, US 2002017933A1, US-A1-20020017933, US-A1-2002017933, US2002/0017933A1, US2002/017933A1, US20020017933 A1, US20020017933A1, US2002017933 A1, US2002017933A1
InventorsKeiji Hayashida
Original AssigneeKeiji Hayashida
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Phase-locked loop circuit and frequency modulation method using the same
US 20020017933 A1
Abstract
A phase-locked loop circuit is provided with an oscillator which outputs a pulse signal, and a frequency divider for frequency-dividing the pulse signal. The frequency divider is provided with a dividing factor switching circuit which switches the dividing factor before a phase of the pulse signal is locked to that of a reference clock signal.
Images(9)
Previous page
Next page
Claims(9)
What is claimed is:
1. A phase-locked loop circuit comprising:
an oscillator which outputs a pulse signal; and
a frequency divider for frequency-dividing said pulse signal, said frequency divider having a dividing factor switching circuit which switches a dividing factor before a phase of said pulse signal is locked to that of a reference clock signal.
2. The phase-locked loop circuit according to claim 1, wherein said dividing factor switching circuit comprises:
a multiplexer which selects one dividing factor from among two or more dividing factors supplied thereto;
a control signal generating circuit which generates a control signal for controlling an order of dividing-factor selection in said multiplexer in association with a frequency of said reference clock signal; and
a counter which generates a pulse signal upon receiving said pulse signal to the number corresponding to the dividing factor selected by said multiplexer.
3. The phase-locked loop circuit according to claim 2, wherein said control signal causes said multiplexer to continuously select only a first dividing factor throughout a first period, continuously select only a second dividing factor throughout a second period, and continuously select said first dividing factor and said second dividing factor in combination in a third period provided between said first period and said second period.
4. The phase-locked loop circuit according to claim 3, wherein said control signal causes said multiplexer to alternately select said first dividing factor and said second dividing factor in said third period.
5. A frequency modulation method comprising the step of switching a dividing factor before a phase of a pulse signal output from an oscillator is locked to that of a reference clock signal.
6. The frequency modulation method according to claim 5, wherein:
said step of switching the dividing factor is preceded by the step of fixing said dividing factor to a first dividing factor till before the phase of said pulse signal is locked to that of said reference clock signal;
said step of switching the dividing factor is followed by the step of fixing said dividing factor to a second dividing factor till before the phase of said pulse signal is locked to that of said reference clock signal; and
said step of switching a dividing factor includes the step of switching said dividing factor to said first dividing factor and said second dividing factor in combination.
7. The frequency modulation method according to claim 6, wherein said step of switching the dividing factor includes the step of switching said dividing factor to said first dividing factor and said second dividing factor in turns.
8. The frequency modulation method according to claim 6, comprising the step of changing the frequency of said pulse signal stepwise by repeating the steps of:
fixing said dividing factor to said first dividing factor;
switching said dividing factor;
fixing said dividing factor to said second dividing factor; and
switching said dividing factor.
9. The frequency modulation method according to claim 7, comprising the step of changing the frequency of said pulse signal stepwise by repeating the steps of:
fixing said dividing factor to said first dividing factor;
switching said dividing factor;
fixing said dividing factor to said second dividing factor; and
switching said dividing factor.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a phase-locked loop circuit to be used for frequency modulation in digital equipment, and a frequency modulation method using the same. In particular, the present invention relates to a phase-locked loop circuit with a reduced chip size, and a frequency modulation method using the same.

[0003] 2. Description of the Related Art

[0004] Generally, phase-locked loops (PLLs) are in use to make the phase of oscillator's signals coincide with and follow the phase of a reference signal. On this account, the signals output from the oscillator are constant in phase. In such PLL circuits, however, problems resulting from electromagnetic interference (EMI) have been pointed out recently.

[0005] In this view, there has been disclosed reduction of EMI by changing the oscillated frequency to obtain modulation frequency in a PLL circuit (Japanese Patent Application Laid-Open Nos. Hei 9-289527 and Hei 6-250755). FIG. 1 is a block diagram showing a conventional PLL circuit.

[0006] A conventional PLL circuit comprises a phase and frequency detector (PFD) 52, a charge pump (CP) 53, a low-pass filter (LPF) 54, and a voltage-controlled oscillator (VCO) 55 in series connection. Besides, a loop counter 51 for frequency-dividing signals output from the voltage-controlled oscillator 55 is connected to an input terminal of the phase and frequency detector 52. A loop circuit is configured in this way. The phase and frequency detector 52 makes a comparison in phase between a reference frequency fr and the frequency of an output pulse of the loop counter 51, and outputs the phase difference to the charge pump 53. The charge pump 53 charges/discharges the capacitor provided in the low-pass filter 54 in accordance with a signal from the phase and frequency detector 52. The low-pass filter 54 separates the input signal for transmission. The voltage-controlled oscillator 55 oscillates pulse signals in association with a change in the output voltage from the low-pass filter 54.

[0007] The loop counter 51 is also connected with a ROM table 56, and this ROM table 56 is connected with an up/down counter 57. The ROM table 56 pre-stores dividing factors for use in frequency-dividing the output signal of the voltage-controlled oscillator 55. The up/down counter 57 changes the addressing in the ROM table 56 for each output of the loop counter 51.

[0008] In the conventional PLL circuit configured thus, the loop counter 51 outputs a pulse upon receiving a given number of pulse inputs that are output from the voltage-controlled oscillator 55. Each output from the loop counter 51 changes the value of the up/down counter 57, which in turn changes the address in the ROM table 56. This results in the dividing factor in the loop counter 51 being changed for each output. Accordingly, the signals output from the PLL circuit also vary in frequency for each output.

[0009]FIG. 2 is a graphical representation on which the abscissa represents time and the ordinate represents oscillated frequency, schematically showing variation in the oscillated frequency of the output signal from the conventional PLL circuit. For example, in the case where the dividing factor output from the ROM table 56 repeats a given period of ascent and a given period of descent, the oscillated frequency varies, as shown in FIG. 2, to obtain a so-called triangular waveform. Such variation of the oscillated frequency suppresses the EMI problems.

[0010] Incidentally, configuration such as shown in FIG. 1 is also described in U.S. Pat. NO. 5,488,627.

[0011] However, conventional PLL circuits as described above require ROM tables, which produces a problem in that the circuits become greater in chip size or involve additional, dedicated chips. Besides, the modulation frequencies or ranges cannot be modified easily by reasons such that modifications to the modulation conditions inevitably require modifications to the ROM tables. Moreover, the ROM tables need to be provided with prescribed dividing factors in advance.

[0012] It is indeed possible to replace the ROM tables with RAMs; however, this brings about no solution to problems of increased chip size and the like.

SUMMARY OF THE INVENTION

[0013] An object of the present invention is to provide a phase-locked loop circuit which is capable of reduction in chip size and easy modification to its modulation conditions, and a frequency modification method using the same.

[0014] According to one aspect of the present invention, a phase-locked loop circuit comprises an oscillator which outputs a pulse signal and a frequency divider for frequency-dividing the aforesaid pulse signal. The frequency divider has a dividing factor switching circuit which switches a dividing factor before a phase of the aforesaid pulse signal is locked to that of a reference clock signal.

[0015] In the present invention, the dividing factor is switched by the dividing factor switching circuit before the phase of the pulse signal is locked to that of the reference clock signal, allowing more gentle variation in the oscillated frequency as compared with the case where the dividing factor is not switched until the lock in phase. Accordingly, it is possible to increase or decrease the oscillated frequency before its saturation. This provides a so-called triangle waveform without the use of storage device such as a ROM.

[0016] According to another aspect of the present invention, a frequency modulation method comprises the step of switching a dividing factor before a phase of a pulse signal output from an oscillator is locked to that of a reference clock signal.

[0017] In the present invention, the dividing factor is switched before the phase of the pulse signal is locked to that of the reference clock signal, allowing more gentle variation in the oscillated frequency as compared with the case where the dividing factor is not switched until the lock in phase. Accordingly, it is possible to increase or decrease the oscillated frequency before its saturation. This provides a so-called triangle waveform without the use of storages such as a ROM.

[0018] The nature, principle and utility of the invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings in which like parts are designated by like reference numerals or characters.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019]FIG. 1 is a block diagram showing a conventional PLL circuit;

[0020]FIG. 2 is a graphical representation schematically showing variation in the oscillated frequency of the output signal in the conventional PLL circuit;

[0021]FIG. 3 is a block diagram showing the phase-locked loop circuit according to an embodiment of the present invention;

[0022]FIG. 4 is a block diagram showing the counter in the embodiment of the present invention;

[0023]FIGS. 5A through 5D are schematic diagrams showing the relation between an integer value V and a control signal PS;

[0024]FIG. 6 is a timing chart for explaining the operation of the frequency divider 1;

[0025]FIG. 7 is a graphical representation schematically showing variation in oscillated frequency in a PLL circuit;

[0026]FIG. 8 is a graphical representation schematically showing variation in oscillated frequency with the dividing factor changed;

[0027]FIG. 9 is a circuit diagram showing the configuration of the low-pass filter used in simulations; and

[0028]FIG. 10 is a graphical representation showing the simulation results on oscillated frequency.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0029] Hereinafter, the phase-locked loop circuit according to an embodiment of the present invention will be described in detail with reference to the accompanying drawings. Like conventional PLL circuits, the present embodiment suppresses the EMI problems by outputting oscillation frequencies of triangular waveform. FIG. 3 is a block diagram showing the phase-locked loop (PLL) circuit according to the embodiment of the present invention. FIG. 4 is a block diagram showing the counter in the embodiment of the present invention.

[0030] The PLL circuit according to the present embodiment comprises a phase and frequency detector (PFD) 2, a charge pump (CP) 3, a low-pass filter (LPF) 4, and a voltage-controlled oscillator (VCO) 5 in series connection. Besides, a frequency divider 1 for frequency-dividing signals output from the voltage-controlled oscillator 5 is connected to an input terminal of the phase and frequency detector 2. A loop circuit has such configuration. The phase and frequency detector 2 makes a comparison in phase between a reference frequency fr and the frequency of an output pulse of the frequency divider 1, and outputs the phase difference to the charge pump 3. The charge pump 3 charges/discharges the capacitor provided in the low-pass filter 4 in accordance with the signal from the phase and frequency detector 2. The low-pass filter 4 separates the input signal input for transmission. The voltage-controlled oscillator 5 oscillates pulse signals in association with a change in the output voltage from the low-pass filter 4.

[0031] Besides, the frequency divider 1 is provided with an n-bit down counter 11 for outputting a pulse upon receiving n of pulse inputs output from the voltage-controlled oscillator 5. This n-bit down counter 11 is connected with n of multiplexers 12 to which two types of n-bit dividing factors N0 and N1 are input. There is also provided a control signal generating circuit 13 to which reference frequency fr is input. The circuit 13 generates a control signal PS for the multiplexers 12. For example, when the control signal PS is “0”, the multiplexers 12 output the dividing factor N0 to the n-bit down counter 11. When the control signal is “1”, the multiplexers 12 output the dividing factor N1 to the n-bit down counter 11. The difference between the dividing factor N0 and the dividing factor N1 is not particularly limited in value; it may be 1 or 2, or may take any other value.

[0032] Moreover, the control signal generating circuit 13 is connected with an arithmetic circuit 14 for calculating and outputting an integer value V for use in determining the control signal PS. To the arithmetic circuit 14 are input a modulation scaling signal D for determining the difference between the maximum frequency and the minimum frequency of the oscillated frequency forming a triangular wave, and a modulation frequency signal M for determining the frequency of the triangular wave. Incidentally, the modulation scaling signal D and the modulation frequency signal M are not particularly limited in the number of bits. The n-bit down counter 11, the multiplexers 12, the control signal generating circuit 13, and the arithmetic circuit 14 constitute the dividing factor switching circuit.

[0033] Next, description will be made on the relation between the integer value V and the control signal PS. FIGS. 5A through 5D are schematic diagrams showing the relation between the integer value V and the control signal PS.

[0034] When the integer value V is “0”, as shown in FIG. 5A, the control signal PS has series of (aŚM/2) digits of 0s and series of (aŚM/2) digits of 1s arranged alternately. Here, a is an arbitrary positive even number. The resultant triangular waveform has a period of (aŚM/fr). For example, the value a=4 can combine with a fourth the clock number M to obtain a triangular waveform having the same period as in the case where the value a=1.

[0035] When the integer value V is “1”, as shown in FIG. 5B, the control signal PS has an arrangement that a single-digit exchange is made across each boundary between the series of 0s and the series of 1s in FIG. 5A.

[0036] When the integer value V is “2”, as shown in FIG. 5C, the control signal PS has an arrangement that a two-digit exchange is made on the arrangement of FIG. 5B across each boundary between the series of 0s and the series of 1s in FIG. 5A.

[0037] Correspondingly, when the integer value V is “3”, as shown in FIG. 5D, the control signal PS has an arrangement that a three-digit exchange is made on the arrangement of FIG. 5C across each boundary between the series of 0s and the series of 1s in FIG. 5A.

[0038] When the integer value V is “4” or greater, the control signal PS follows the above-described rule to have an arrangement that the 0s and 1s as many as the integer value V are exchanged across each boundary between the series of 0s and the series of 1s in FIG. 5A.

[0039] Here, the value of the integer value V is determined in association with the modulation frequency signal M so as to obtain a triangular wave. The modulation scaling signal D is used to deliberately change the value of the integer value V to change the frequency range.

[0040] Next, description will be given of the operation of the frequency divider 1. FIG. 6 is a timing chart for explaining the operation of the frequency divider 1. Here, the description will be made as to a time domain in which the integer value V is determined in association with the modulation scaling signal D and modulation frequency signal M so that the control signal PS varies like . . . , 0, 1, 0, 1, 1 . . . . When the control signal PS is “0”, the n-bit down counter 11 counts N1 until it outputs a pulse Nout. The reference frequency fr is input to the control signal generating circuit 13, which in turn outputs the control signal PS=1to the multiplexers 12. On the occasion when the control signal PS varies from “0” to “1”, the multiplexers 12 output the dividing factor N0 to the n-bit down counter 11, and the n-bit down counter 11 starts to count N0 of output pulses.

[0041] Subsequently, upon counting N0 of the output pulses from the voltage-controlled oscillator 5, the n-bit down counter 11 outputs a pulse Nout. Next, the control signal generating circuit 13 changes the control signal PS from “1” to “0”, and outputs this control signal PS to the multiplexers 12. The multiplexers 12 output the dividing factor N1 to the n-bit down counter 11, and the n-bit down counter 11 starts to count N1 of output pulses.

[0042] Such steps will be repeated.

[0043] Now, description will be given of the operation of the PLL circuit according to the present embodiment. FIG. 7 is a graphical representation on which the abscissa represents time and the ordinate represents oscillated frequency, schematically showing variation in the oscillated frequency in a PLL circuit. Generally, in the case where the phase of the oscillated frequency in a PLL circuit is already locked with the dividing factor N0=m and the dividing factor is then changed to N1=m+l at a time t1, the phase takes a certain period of time to be locked to the phase corresponding to the dividing factor N1=m+1. Here, like the phase, the oscillated frequency itself also takes a certain period of time to coincide with the frequency for the dividing factor N1=m+1. Accordingly, if the dividing factor is switched between N0 and N1 before the phase of the oscillated frequency is locked to the phase corresponding to the dividing factor N1=m+1, i.e., in its transition, the phase of the oscillated frequency will take up more time to be locked to the phase for the dividing factor N1=m+1.

[0044] In the present embodiment, the dividing factor is switched before the phase lock of the oscillated frequency, by means of the control signal PS based on the integer value V. On this account, the phase of the oscillated frequency is free from lock, and the oscillated frequency varies in certain periods.

[0045]FIG. 8 is a graphical representation on which the abscissa represents time and the ordinate represents oscillated frequency, schematically showing variation in the oscillated frequency produced by a change in the dividing factor. In FIG. 8, the full line represents the frequency with time domains in which the dividing factors N0 and N1 alternate with each other, and the broken line represents the frequency with the time domains in each of which the dividing factor N0 or N1 simply continues to serve. As shown in FIG. 8, in the case where the dividing factor N0 and the dividing facto N1 are kept unchanged throughout a time domain, the phase gets locked and the oscillated frequency reaches saturation somewhat after the change of the dividing factors. In contrast, the oscillated frequency with time domains in which the dividing factors N0 and N1 alternate with each other exhibits more gentle ascents and descents as compared with the former case, and the oscillated frequency starts to vary in an opposite direction as soon as it reaches a former saturation value. As a result, a triangular waveform is obtained in the latter case.

[0046] The oscillated frequency forming a triangular waveform without saturation provides effective EMI suppression, whereas the oscillated frequency reaching saturation can only suppress EMI insufficiently.

[0047] The time needed for the lock to follow a change in the dividing factor is characterized by charge-pump current Ip, VCO gain K of the voltage-controlled oscillator, and impedance Zf of the low-pass filter. In the present embodiment, it is preferable that the oscillated frequency makes more gentle ascents and descents than those of conventional PLL circuits for multiplication; therefore, the lock time is preferably longer and the bandwidth preferably wider.

[0048] If the modulation scaling signal D is fixed, the triangular waveform is also fixed to the maximum value of (frŚN1) and the minimum value of (frŚN0) even when the other conditions are changed. This means that the modulation scaling signal D can be changed to narrow the gap between the maximum value and the minimum value for narrower ranges.

[0049] In the embodiment described above, there is provided a period in which the control signal PS has “01”s or “10”s in a row. However, the present invention is not limited thereto, and the same effect as that of the present embodiment can be obtained by providing a period having “001”s, “101”s, or the like in a row or a period having an irregular series of 0s and 1s between the period having a series of 0s and the period having a series of 1s so that the oscillated frequency forms a triangular waveform without saturation.

[0050] Hereinafter, concrete description will be made on the results of the simulation run on the embodiment of the present invention.

[0051] The simulation was made with a charge-pump current Ip of 6 μA, a VCO gain K of 115 MHz/V, the dividing factor N0 of 90, and the dividing factor N1 of 91. FIG. 9 is a circuit diagram showing the configuration of the low-pass filter used in the simulation. The low-pass filter was composed of a resistor 21 of 40 kΩ and a capacitor 22 of 1100 pF in series connection with each other, and a capacitor 23 of 50 pF connected thereto in parallel. Moreover, the clock number M of the reference frequency included in one cycle of the triangular wave was 11, the value of a was 4, and the reference frequency fr was 2.182 MHz.

[0052]FIG. 10 is a graphical representation on which the abscissa represents time and the ordinate represents oscillated frequency, showing the results of the simulation. It is seen from FIG. 10 that when the integer value V according to the embodiment was 3, 5, 7, or 9, the oscillated frequency did not reach saturation, and a triangular waveform could be obtained. In contrast, when the integer value V according to a comparative example was “0”, the oscillated frequency was temporarily locked to the dividing factor N0 or N1 with saturation, approaching a rectangular waveform rather than a triangular waveform.

[0053] As has been described in detail, according to the present invention, the provision of the dividing factor switching circuit for switching the dividing factor before the phase of the pulse signal is locked to that of the reference clock signal allows more gentle changes in the oscillated frequency as compared with the case where the dividing factor is not switched till after the lock. Accordingly, the oscillated frequency can be increased or decreased before saturation. This makes it possible to obtain a so-called triangular waveform and suppress EMI without the use of storage device such as ROM. Moreover, due to the absence of ROM, the modulation conditions can be modified easily by supplying the external signals to the dividing factor switching circuit to change the internal signals.

[0054] While there has been described what is at present considered to be a preferred embodiment of the invention, it will be understood that various modifications may be made thereto, and it is intended that the appended claims cover all such modifications as fall within the true spirit and scope of the invention.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8085101Oct 28, 2008Dec 27, 2011Panasonic CorporationSpread spectrum clock generation device
Classifications
U.S. Classification327/156
International ClassificationH03C3/00, H03L7/197, H03L7/08
Cooperative ClassificationY10S331/02, H03L7/197
European ClassificationH03L7/197
Legal Events
DateCodeEventDescription
Jun 11, 2014LAPSLapse for failure to pay maintenance fees
Jan 17, 2014REMIMaintenance fee reminder mailed
Nov 18, 2010ASAssignment
Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025375/0939
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN
Effective date: 20100401
Nov 12, 2009FPAYFee payment
Year of fee payment: 8
Nov 18, 2005FPAYFee payment
Year of fee payment: 4
Feb 25, 2003ASAssignment
Owner name: NEC ELECTRONICS CORPORATION, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295
Effective date: 20021101
Jan 18, 2000ASAssignment
Owner name: NEC CORPORATION, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAYASHIDA, KEIJI;REEL/FRAME:010527/0237
Effective date: 20000111
Owner name: NEC CORPORATION 7-1 SHIBA 5-CHOME MINATO-KU TOKYO