Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020020898 A1
Publication typeApplication
Application numberUS 09/884,595
Publication dateFeb 21, 2002
Filing dateJun 18, 2001
Priority dateAug 16, 2000
Also published asUS7078788, US20050062173
Publication number09884595, 884595, US 2002/0020898 A1, US 2002/020898 A1, US 20020020898 A1, US 20020020898A1, US 2002020898 A1, US 2002020898A1, US-A1-20020020898, US-A1-2002020898, US2002/0020898A1, US2002/020898A1, US20020020898 A1, US20020020898A1, US2002020898 A1, US2002020898A1
InventorsQuat Vu, Jian Li, Steven Towle
Original AssigneeVu Quat T., Jian Li, Steven Towle
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Microelectronic substrates with integrated devices
US 20020020898 A1
Abstract
A microelectronic substrate including at least one microelectronic device disposed within an opening in a microelectronic substrate core, wherein an encapsulation material is disposed within portions of the opening not occupied by the microelectronic devices, or a plurality microelectronic devices encapsulated without the microelectronic substrate core. At least one conductive via extended through the substrate, which allows electrical communication between opposing sides of the substrate. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic device, the encapsulation material, and the microelectronic substrate core (if present) to form the microelectronic substrate.
Images(26)
Previous page
Next page
Claims(44)
What is claimed is:
1. A microelectronic substrate, comprising:
a first microelectronic substrate core having a first surface and an opposing second surface, said first microelectronic substrate core having at least one opening defined therein extending from said first microelectronic substrate core first surface to said first microelectronic substrate core second surface;
at least one first microelectronic device disposed within said at least one opening, said at least one first microelectronic device having an active surface and a back surface, wherein said first microelectronic device active surface is adjacent said first microelectronic substrate core first surface;
an encapsulation material adhering said first microelectronic substrate core to said at least one first microelectronic device forming a first surface adjacent said microelectronic die active surface and said core first surface and a second surface adjacent said microelectronic die back surface and said core second surface; and
at least one conductive via extending from said first microelectronic substrate core first surface to said first microelectronic substrate core second surface.
2. The microelectronic substrate of claim 1, further including a first interconnection layer disposed proximate said first microelectronic substrate core first surface and said first microelectronic device active surface and further including a second interconnection layer disposed proximate said first microelectronic substrate core second surface and said first microelectronic device back surface, wherein said at least one conductive via electrically connects said first interconnection layer and said second interconnection layer.
3. The microelectronic substrate of claim 2, further including at least one microelectronic device attached to at least one of said first interconnection layer and said second interconnection layers.
4. The microelectronic substrate of claim 2, further including at least one heat dissipation device thermally attached to said at least one microelectronic device back surface.
5. The microelectronic substrate of claim 2, wherein said first interconnection layer comprises at least one dielectric layer abutting at least one of said first microelectronic device active surface, said first microelectronic substrate core first surface, and said encapsulation material first surface, and at least one conductive trace disposed on said at least one dielectric layer.
6. The microelectronic substrate of claim 5, wherein said at least one conductive trace extends through said at least one dielectric layer to contact at least one electrical contact on said first microelectronic device active surface.
7. The microelectronic substrate of claim 5, wherein said at least one conductive trace extends through said at least one dielectric layer to contact said at least one conductive via.
8. The microelectronic substrate of claim 2, wherein said second interconnection layer comprises at least one dielectric layer abutting at least one of said microelectronic device back surface, said microelectronic substrate core second surface, and said encapsulant material second surface, and at least one conductive trace disposed on said at least one dielectric layer.
9. The microelectronic substrate of claim 8, wherein said at least one conductive trace extends through said at least one dielectric layer to contact said at least one conductive via.
10. The microelectronic substrate of claim 1, further including:
a second microelectronic substrate core having a first surface and an opposing second surface, said second microelectronic substrate core having at least one opening defined therein extending from said second microelectronic substrate core first surface to said second microelectronic substrate core second surface;
at least one second microelectronic device disposed within said at least one opening, said at least one second microelectronic device having an active surface adjacent said second microelectronic substrate core first surface and a back surface adjacent said second microelectronic substrate core second surface;
an encapsulation material adhering said second microelectronic substrate core to said at least one second microelectronic device forming a first surface adjacent said microelectronic die active surface and said core first surface and a second surface adjacent said microelectronic die back surface and said core second surface;
said first microelectronic substrate core second surface attached to said second microelectronic substrate core second surface; and
said at least one conductive via extends from said first microelectronic substrate core first surface to said second microelectronic substrate core first surface.
11. The microelectronic substrate of claim 10, further including a heat dissipation device disposed between said first microelectronic substrate core second surface and said second microelectronic substrate core second surface.
12. The microelectronic substrate of claim 11, further including a dielectric material disposed between said conductive via and said heat dissipation device.
13. A microelectronic substrate, comprising:
at least one first microelectronic device having an active surface and a back surface;
an encapsulation material forming a first surface adjacent said microelectronic die active surface and a second surface adjacent said microelectronic die back surface; and
at least one conductive via extending from said encapsulation material first surface to said encapsulation material second surface.
14. The microelectronic substrate of claim 13, further including a first interconnection layer disposed proximate said encapsulation material first surface and said first microelectronic device active surface and further including a second interconnection layer disposed proximate said encapsulation material second surface and said first microelectronic device back surface, wherein said at least one conductive via electrically connects said first interconnection layer and said second interconnection layer.
15. A microelectronic substrate, comprising:
a first microelectronic substrate core having a first surface and an opposing second surface, said first microelectronic substrate core having at least one opening defined therein extending from said first microelectronic substrate core first surface to said first microelectronic substrate core second surface;
at least one first microelectronic device disposed within said at least one opening, said at least one first microelectronic device having an active surface and a back surface, wherein said first microelectronic device active surface is adjacent said first microelectronic substrate core first surface;
a first encapsulation material adhering said first microelectronic substrate core to said at least one first microelectronic device forming a first surface adjacent said microelectronic die active surface and said core first surface and a second surface adjacent said microelectronic die back surface and said core second surface;
a second microelectronic substrate core having a first surface and an opposing second surface, said second microelectronic substrate core having at least one opening defined therein extending from said second microelectronic substrate core first surface to said second microelectronic substrate core second surface;
at least one second microelectronic device disposed within said at least one opening, said at least one second microelectronic device having an active surface and a back surface, wherein said second microelectronic device active surface is adjacent said second microelectronic substrate core first surface;
a second encapsulation material adhering said second microelectronic substrate core to said at least one second microelectronic device forming a first surface adjacent said microelectronic die active surface and said core first surface and a second surface adjacent said microelectronic die back surface and said core second surface; and
said first microelectronic device active surface oriented to face said second microelectronic device active surface.
16. The microelectronic substrate of claim 15, further including a first interconnection layer disposed proximate said first microelectronic substrate core first surface, said first encapsulation first surface, and said first microelectronic device active surface and further including a second interconnection layer disposed proximate said second microelectronic substrate core first surface, said second encapsulation material first surface, and said first microelectronic device active surface, wherein said first and second interconnection layers are electrically connected.
17. The microelectronic substrate of claim 15, further including an interconnection layer disposed proximate at least one of said first microelectronic substrate core second surface, said first encapsulation material second surface, and said first microelectronic device back surface, and said second microelectronic substrate core second surface, said second encapsulation material second surface, and said second microelectronic device back surface.
18. The microelectronic substrate of claim 15, further including at least one conductive via extending from said first microelectronic substrate core first surface and said first microelectronic substrate core second surface.
19. The microelectronic substrate of claim 15, further including at least one conductive via extending between said second microelectronic substrate core first surface and said second microelectronic substrate core second surface.
20. The microelectronic substrate of claim 15, further including at least one conductive via extending from said first microelectronic substrate core second surface and said second microelectronic substrate core second surface.
21. The microelectronic substrate of claim 15, further including at least one heat dissipation device thermally attached to at least one of said at least one first microelectronic device back surface and said at least one second microelectronic device back surface.
22. A microelectronic substrate, comprising:
a first microelectronic substrate core having a first surface and an opposing second surface, said first microelectronic substrate core having at least one cavity defined therein;
at least one first microelectronic device disposed within said at least one cavity, said at least one first microelectronic device having an active surface and a back surface, wherein said first microelectronic device active surface is adjacent said first microelectronic substrate core first surface;
a first encapsulation material adhering said first microelectronic substrate core to said at least one first microelectronic device forming a first surface adjacent said microelectronic die active surface;
a second microelectronic substrate core having a first surface and an opposing second surface, said second microelectronic substrate core having at least one cavity defined therein;
at least one second microelectronic device disposed within said at least one cavity, said at least one second microelectronic device having an active surface and a back surface, wherein said second microelectronic device active surface is adjacent said second microelectronic substrate core first surface;
a second encapsulation material adhering said second microelectronic substrate core to said at least one second microelectronic device forming a first surface adjacent said microelectronic die active surface and said core first surface; and
said first microelectronic device active surface oriented to face said second microelectronic device active surface.
23. The microelectronic substrate of claim 22, further including a first interconnection layer disposed proximate said first microelectronic substrate core first surface, said first encapsulation first surface, and said first microelectronic device active surface and further including a second interconnection layer disposed proximate said second microelectronic substrate core first surface, said second encapsulation material first surface, and said first microelectronic device active surface, wherein said first and second interconnection layers are electrically connected.
24. A method of fabricating a microelectronic substrate, comprising:
providing a first microelectronic substrate core having a first surface and an opposing second surface, said first microelectronic substrate core having at least one opening defined therein extending from said first microelectronic substrate core first surface to said first microelectronic substrate core second surface;
disposing at least one first microelectronic device having an active surface and a back surface within said at least one opening such that said first microelectronic device active surface resides adjacent said first microelectronic substrate core first surface;
disposing an encapsulation material in said at least one opening to adhere said first microelectronic substrate core to said at least one first microelectronic device and forming a first surface adjacent said microelectronic die active surface and a second surface adjacent said microelectronic die back surface; and
forming at least one conductive via to extend from said first microelectronic substrate core first to said first microelectronic substrate core second surface.
25. The method of claim 24, further including thermally attaching at least one heat dissipation device to at least one microelectronic device back surface.
26. The method of claim 24, further including:
forming a first interconnection layer disposed proximate said first microelectronic substrate core first surface, said encapsulation material first surface, and said first microelectronic device active surface;
forming a second interconnection layer disposed proximate said first microelectronic substrate core second surface, said encapsulation material second surface, and said first microelectronic device back surface.
27. The method of claim 26, wherein forming said first interconnection layer comprises:
forming at least one dielectric material layer on at least a portion of said first microelectronic device active surface, said encapsulation material first surface, and said microelectronic substrate core first surface;
forming at least one via through said at least one dielectric material layer to expose a portion of said microelectronic device active surface; and
forming at least one conductive trace on said at least one dielectric material layer which extends into said at least one via to electrically contact said first microelectronic device active surface.
28. The method of claim 27, wherein forming at least one conductive trace comprises forming said at least one conductive trace to extend through said at least one dielectric layer to contact said at least one conductive via.
29. The method of claim 26, wherein forming said second interconnection layer comprises:
forming at least one dielectric material layer on at least a portion of said first microelectronic device back surface, said encapsulation material second surface, and said microelectronic substrate core second surface;
forming at least one via through said at least one dielectric material layer; and
forming at least one conductive trace on said at least one dielectric material layer which extends into said at least one via to electrically contact said conductive via.
30. The method of claim 24, further including:
providing a second microelectronic substrate core having a first surface and an opposing second surface, said second microelectronic substrate core having at least one opening defined therein extending from said second microelectronic substrate core first surface to said second microelectronic substrate core second surface;
disposing at least one second microelectronic device within said at least one opening, such that an active surface of said at least one second microelectronic device resides adjacent said second microelectronic substrate core first surface and such that a back surface of said at least one second microelectronic device resides adjacent said second microelectronic substrate core second surface;
disposing an encapsulation material in said opening to adhere said second microelectronic substrate core to said at least one second microelectronic device;
attaching said first microelectronic substrate core second surface to said second microelectronic substrate core second surface; and
forming said at least one conductive via to extend from said first microelectronic substrate core first surface to said second microelectronic substrate core first surface.
31. The method of claim 30, further including disposing a heat dissipation device between said first microelectronic substrate core second surface and said second microelectronic substrate core second surface.
32. The method of claim 30, further including forming at least one conductive via interconnecting said first microelectronic substrate core first surface and said second microelectronic substrate core first surface.
33. The method of claim 32, further including disposing a dielectric material between said at least one conductive via and said heat dissipation device.
34. The method of claim 24, further including abutting said first microelectronic substrate core first surface and said first microelectronic device active surface against a protective film prior to disposing said encapsulation material in said at least one opening.
35. The method of claim 34, wherein abutting said microelectronic substrate core first surface and said at least one microelectronic device active surface against a protective film comprises abutting said first microelectronic substrate core first surface and said first microelectronic device active surface against an adhesive layer on said protective film prior to disposing said encapsulation material in said at least one opening.
36. A method of fabricating a microelectronic substrate, comprising:
providing a first microelectronic substrate core having a first surface and an opposing second surface, said first microelectronic substrate core having at least one opening defined therein extending from said first microelectronic substrate core first surface to said first microelectronic substrate core second surface;
disposing at least one first microelectronic device having an active surface and a back surface within said at least one opening such that said first microelectronic device active surface resides adjacent said first microelectronic substrate core first surface;
disposing a first encapsulation material in said microelectronic substrate core opening adhering said first microelectronic substrate core to said at least one first microelectronic device, forming a first surface adjacent said first microelectronic die active surface and a second surface adjacent said first microelectronic die back surface;
providing a second microelectronic substrate core having a first surface and an opposing second surface, said second microelectronic substrate core having at least one opening defined therein extending from said second microelectronic substrate core first surface to said second microelectronic substrate core second surface;
disposing at least one second microelectronic device having an active surface and a back surface within said at least one opening such that said second microelectronic device active surface resides adjacent said second microelectronic substrate core first surface;
disposing a second encapsulation material in said second microelectronic core opening adhering said second microelectronic substrate core to said at least one second microelectronic device, forming a first surface adjacent said second microelectronic active surface and a second surface adjacent said microelectronic die back surface; and
attaching said first microelectronic core to said second microelectronic core such that said first microelectronic device active surface oriented to face said second microelectronic device active surface.
37. The method of claim 36, further including forming an interconnection layer disposed proximate said first microelectronic substrate core first surface, said first encapsulation material first surface, and said first microelectronic device active surface and further including forming a second interconnection layer disposed proximate said second microelectronic substrate core first surface, said second encapsulation material first surface, and said first microelectronic device active surface; and wherein said attaching said first microelectronic core to said second microelectronic core includes forming electrical connections between said first and second interconnection layers.
38. The method of claim 36, further including forming an interconnection layer disposed proximate at least one of said first microelectronic substrate core second surface, said first encapsulation material second surface, and said first microelectronic device back surface, and said second microelectronic substrate core second surface, said second encapsulation material second surface, and said second microelectronic device back surface.
39. The method of claim 36, further including forming at least one conductive via to extend from said first microelectronic substrate core first surface and said first microelectronic substrate core second surface.
40. The method of claim 36, further forming including at least one conductive via to extend from said second microelectronic substrate core first surface and said second microelectronic substrate core second surface.
41. The method of claim 36, further including forming at least one conductive via interconnecting said first microelectronic substrate core second surface and said second microelectronic substrate core second surface.
42. The method of claim 36, further including thermally attaching at least one heat dissipation device to at least one of said at least one first microelectronic device back surface and said at least one second microelectronic device back surface.
43. The method of claim 42, further including forming at least one conductive via interconnecting said first microelectronic substrate core first surface and said second microelectronic substrate core first surface.
44. The method of claim 43, further including disposing a dielectric material between said at least one conductive via and said heat dissipation device.
Description
    RELATED APPLICATIONS
  • [0001]
    This is a continuation-in-part of application Ser. No. 09/692,908, filed Oct. 19, 2000, which is a continuation-in-part of application Ser. No. 09/640961, filed Aug. 16, 2000.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    The present invention relates to apparatus and processes for the fabrication of microelectronic substrates. In particular, the present invention relates to a fabrication technology that encapsulates at least one microelectronic device within a microelectronic substrate core or that encapsulates at least one microelectronic device (without a microelectronic substrate core) to form a two-sided microelectronic substrate or a two layer microelectronic substrate.
  • [0004]
    2. State of the Art
  • [0005]
    Substrates which connect individual microelectronic devices exist in virtually all recently manufactured electronic equipment. These substrates are generally printed circuit boards. Printed circuit boards are basically dielectric substrates with metallic traces formed in or upon the dielectric substrate. One type of printed circuit board is a single-sided board. As shown in FIG. 23, single-sided board 300 consists of a dielectric substrate 302, such as an FR4 material, epoxy resins, polyimides, triazine resins, and the like, having conductive traces 304, such as copper, aluminum, and the like, on one side (i.e., first surface 306), wherein the conductive traces 304 electrically interconnect microelectronic devices 308 (shown as flip-chips) attached to the first surface 306. However, single-sided boards 300 result in relatively long conductive traces 304, which, in turn, result in slower speeds and performance. Single-sided boards 300 also require substantial surface area for the routing of the conductive traces 304 to interconnect the various microelectronic devices 308, which increases the size of the resulting assembly.
  • [0006]
    It is, of course, understood that the depiction of the dielectric substrate 302, the conductive traces 304, and the microelectronic devices 308 in FIG. 23 (and subsequently FIGS. 24 and 25) are merely for illustration purposes and certain dimensions are greatly exaggerated to show the concept, rather than accurate details thereof.
  • [0007]
    Double-sided boards 310 were developed to help alleviate the problem with relatively long conductive traces. As shown in FIG. 24, the double-sided board 310 comprises a dielectric substrate 302 having conductive traces 304 on the dielectric substrate first surface 306 and on a dielectric substrate second surface 312. At least one electrically conductive via 314 extends through the dielectric substrate 302 to connect at least one conductive trace 304 on the first surface 306 with at least one conductive trace 304 on the second surface 312. Thus, the microelectronic devices 308 on the dielectric substrate first surface 306 and on the dielectric substrate second surface 312 may be in electrical communication. The electrically conductive vias 314 are generally plated through-hole vias and may be formed in any manner known in the art.
  • [0008]
    [0008]FIG. 25 illustrates another board design, known as a multi-layer board 320. A multi-layer board 320 comprises two or more pieces of dielectric material (shown as first dielectric material 322 and second dielectric material 324) with conductive traces 304 thereon and therebetween with electrically conductive vias 314 formed through the first dielectric material 322 and the second dielectric material 324. This design allows for shorter traces and reduced surface area requirements for conductive trace 304 routing.
  • [0009]
    Although such boards have been adequate for past and current microelectronic device applications, the need for higher performance and shorter traces of substrate boards increases as the speed and performance of the microelectronic devices increase. Therefore, it would be advantageous to develop new substrates/boards, which achieve higher speed and performance.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0010]
    While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings, in which:
  • [0011]
    [0011]FIG. 1 is an oblique view of a microelectronic substrate core, according to the present invention;
  • [0012]
    [0012]FIG. 2 is a top plan view of a microelectronic substrate core having examples of alternate microelectronic substrate core openings, according to the present invention;
  • [0013]
    [0013]FIG. 3 is a side cross-sectional view of a microelectronic substrate core abutted to a protective film, according to the present invention;
  • [0014]
    [0014]FIG. 4 is a side cross-sectional view of microelectronic devices disposed within openings of the microelectronic substrate core, which also abuts the protective film, according to the present invention;
  • [0015]
    [0015]FIG. 5 is a side cross-sectional view of the assembly of FIG. 4 after encapsulation, according to the present invention;
  • [0016]
    [0016]FIG. 6 is a side cross-sectional view of the assembly of FIG. 5 after the protective film has been removed, according to the present invention;
  • [0017]
    [0017]FIG. 7 is a side cross-sectional view of multiple microelectronic devices within a single core opening;
  • [0018]
    [0018]FIG. 8 is a side cross-sectional view of the assembly of FIG. 6 without a microelectronic substrate core, according to the present invention;
  • [0019]
    [0019]FIG. 9 is a dual substrate assembly, according to the present invention;
  • [0020]
    [0020]FIG. 10 illustrates the dual substrate assembly of FIG. 9 having conductive via formed therethrough, according to the present invention;
  • [0021]
    [0021]FIG. 11 is an enlarged view of the dual substrate assembly of FIG. 10, according to the present invention;
  • [0022]
    [0022]FIG. 12 illustrates the dual substrate assembly of FIG. 11 having interconnection layers formed on opposing surfaces thereof, according to the present invention;
  • [0023]
    [0023]FIG. 13 illustrates the dual substrate assembly of FIG. 12 having conductive interconnects formed on the interconnection layers, according to the present invention;
  • [0024]
    [0024]FIG. 14 is a view of FIG. 13 illustrating a plurality of the microelectronic devices encapsulated in each microelectronic substrate core, according to the present invention;
  • [0025]
    [0025]FIG. 15 illustrates microelectronic devices 174 and 174′ attached to the assembly of FIG. 14, according to the present invention;
  • [0026]
    [0026]FIG. 16 illustrates the assembly of FIG. 15 attached to an external system board through external attachment feature, according to the present invention;
  • [0027]
    [0027]FIG. 17 illustrates the dual substrate assembly of FIG. 15 having a heat dissipation device between the first substrate and the second substrate, according to the present invention;
  • [0028]
    [0028]FIG. 18 is a single substrate microelectronic assembly, according to the present invention;
  • [0029]
    [0029]FIG. 19 illustrates the single substrate microelectronic assembly having heat dissipation devices attached to the back surface of the microelectronic devices encapsulated therein, according to the present invention;
  • [0030]
    [0030]FIG. 20 illustrates multiple single substrate microelectronic assemblies of FIG. 19 interconnected to form a layered microelectronic substrate assembly, according to the present invention;
  • [0031]
    [0031]FIG. 21 is an alternate embodiment of the layered microelectronic substrate assembly of FIG. 20, according to the present invention;
  • [0032]
    [0032]FIG. 22 is an alternate embodiment of the layered microelectronic substrate assembly of FIG. 21, according to the present invention;
  • [0033]
    [0033]FIG. 23 is a cross-sectional view of a single-sided board, as known in the art;
  • [0034]
    [0034]FIG. 24 is a cross-sectional view of a double-sided board, as known in the art; and
  • [0035]
    [0035]FIG. 25 is a cross-sectional view of a multi-layer board, as known in the art.
  • DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENT
  • [0036]
    In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implement within other embodiments without departing from the spirit and scope of the invention. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.
  • [0037]
    The present invention includes a substrate fabrication technology that places at least one microelectronic device within at least one opening in a microelectronic substrate core and secures the microelectronic device(s) within the opening(s) with an encapsulation material or that encapsulates at least one microelectronic device within an encapsulation material without a microelectronic substrate core to form a microelectronic substrate. At least one conductive via extended through the substrate, which allows electrical communication between opposing sides of the substrate. Interconnection layers of dielectric materials and conductive traces are then fabricated on the microelectronic device(s), the encapsulation material, and the microelectronic substrate core (if present) to form a microelectronic substrate. Two microelectronic substrates may be attached to one another either before or after the formation of the interconnection layers.
  • [0038]
    The technical advantage of this invention is that it enables the microelectronic substrate to be built around the microelectronic device(s), which results in a shorter interconnect distance between microelectronic devices within the microelectronic substrate and other microelectronic devices attached thereto. This, in turn, results in higher speed and performance. Furthermore, the microelectronic substrate of the present invention may also result in a smaller form factor, which is well suited to mobile systems (i.e., laptop computers, handheld devices, personal digital assistants, etc.).
  • [0039]
    [0039]FIG. 1 illustrates a microelectronic substrate core 102 used to fabricate a microelectronic substrate. The microelectronic substrate core 102 preferably comprises a substantially planar material. The material used to fabricate the microelectronic substrate core 102 may include, but is not limited to, a Bismaleimide Triazine (“BT”) resin based laminate material, an FR4 laminate material (a flame retarding glass/epoxy material), various polyimide laminate materials, ceramic material, and the like, and metallic materials (such as copper) and the like. The microelectronic substrate core 102 has at least one opening 104 extending therethrough from a first surface 106 of the microelectronic substrate core 102 to an opposing second surface 108 of the microelectronic substrate core 102. As shown in FIG. 2, the opening(s) 104 may be of any shape and size including, but not limited to, rectangular/square 104 a, rectangular/square with rounded corners 104 b, and circular 104 c. The only limitation on the size and shape of the opening(s) 104 is that they must be appropriately sized and shaped to house a corresponding microelectronic device therein, as will be discussed below. It is, of course, understood that the openings 104 need not be in a regular array/spacing, but may be placed wherever desired within the microelectronic substrate core 102.
  • [0040]
    [0040]FIG. 3 illustrates the microelectronic substrate core first surface 106 abutting a protective film 112. The protective film 112 is preferably a substantially flexible material, such as KaptonŽ polyimide film (E. I. du Pont de Nemours and Company, Wilmington, Del.), but may be made of any appropriate material, including metallic films. In a preferred embodiment, the protective film 112 would have substantially the same coefficient of thermal expansion (CTE) as the microelectronic substrate core. FIG. 4 illustrates microelectronic device 114, each having an active surface 116 and a back surface 118, placed in corresponding openings 104 of the microelectronic substrate core 102. The microelectronic device 114 may be any known active or passive microelectronic device including, but not limited to, logic (CPUs), memory (DRAM, SRAM, SDRAM, etc.), controllers (chip sets), capacitors, resistors, inductors, and the like.
  • [0041]
    In a preferred embodiment (illustrated), the thickness 117 of the microelectronic substrate core 102 and the thickness 115 of the microelectronic device 114 are substantially equal. The microelectronic device 114 are each placed such that their active surfaces 116 abut the protective film 112. The protective film 112 may have an adhesive, such as silicone or acrylic, which attaches to the microelectronic substrate core first surface 106 and the microelectronic device active surface 116. This adhesive-type film may be applied prior to placing the microelectronic device 114 and microelectronic substrate core 102 in a mold, liquid dispense encapsulation system (preferred), or other piece of equipment used for the encapsulation process. The protective film 112 may also be a non-adhesive film, such as a ETFE (ethylene-tetrafluoroethylene) or TeflonŽ film, which is held on the microelectronic device active surface 116 and the microelectronic substrate core first surface 106 by an inner surface of the mold or other piece of equipment during the encapsulation process.
  • [0042]
    The microelectronic device 114 is then encapsulated with an encapsulation material 122, such as plastics, resins, epoxies, elastomeric (i.e., rubbery) materials, and the like. As shown in FIG. 5, the encapsulation material 122 is disposed in portions of the opening(s) 104 not occupied by the microelectronic device 114. The encapsulation of the microelectronic device 114 may be achieved by any known process, including but not limited to transfer and compression molding, and dispensing. The encapsulation material 122 secures the microelectronic device 114 within the microelectronic substrate core 102 and provides mechanical rigidity for the resulting structure and provides surface area for the subsequent build-up of trace layers.
  • [0043]
    After encapsulation, the protective film 112 is removed, as shown in FIG. 6, to expose the microelectronic device active surface 116, thereby forming a first substrate 130. As also shown in FIG. 6, the encapsulation material 122 is preferably forms at least one surface 124 that is substantially planar to the microelectronic device active surface 116 and the microelectronic substrate core first surface 106. The encapsulation material surface 124 may be utilized in further fabrication steps, along with the microelectronic substrate core first surface 106, as additional surface area for the formation of interconnection layers, such as dielectric material layers and conductive traces.
  • [0044]
    As shown in FIG. 7, a plurality of microelectronic devices 114 of various sizes could be placed in each microelectronic substrate core opening 104 and encapsulated with encapsulation material 122. It is also understood that the microelectronic substrate core 102 is optional. The first substrate 130 could be fabricated with the microelectronic devices 114 merely encapsulated with encapsulation material 122, as shown in FIG. 8.
  • [0045]
    [0045]FIG. 9 illustrates a dual substrate assembly 132, according to the present invention, comprising the first substrate 130 attached to a second substrate 130′. The second substrate 130′ has components similar to those illustrated for first substrate 130 in FIG. 6, wherein like components are differentiated by a prime (′) designation. The first substrate 130 and the second substrate 130′ are attached to one another such that the first microelectronic substrate core second surface 108 and the first microelectronic device back surfaces 118 are placed adjacent a second microelectronic substrate core second surface 108′ and a second microelectronic device back surface 118′ to form the dual substrate assembly 132. The attachment of the first substrate 130 to the second substrate 130′ may be achieved with a layer adhesive 134, or by any attachment technique as will be evident to those skilled in the art. While the first substrate 130 and the second substrate are shown for simplicity to be exactly alike in FIG. 9, they do not have to be so. Similarly, for simplicity, FIGS. 10-17 (except FIG. 16) show symmetrical configurations. In practice, they could be dissimilar, as shown in FIG. 16.
  • [0046]
    As shown in FIG. 10, at least one conductive via 136 is formed through the microelectronic substrate core 102 and the second microelectronic substrate core 102′ by drilling holes therethrough and plating or filling the holes with a conductive material such as copper, aluminum, and the like. Such conductive vias 136 are used to achieve electrical communication between at least one of the first substrate microelectronic devices 114 and at least one of the second substrate microelectronic devices 114′ and/or between microelectronic components which may be mounted on interconnection layers which will be formed on the microelectronic device active surfaces 116, 116′, the microelectronic substrate core first surfaces 106, 106′, and the encapsulation material surfaces 124, 124′ of the first substrate 130 and the second substrate 130′, respectively, as will be discussed. If the substrate core is made of a conductive material, a dielectric material will need to be disposed between the conducting material and the conductive via material, by one of various techniques which are known in the art.
  • [0047]
    Although the following description relates to a bumpless, built-up layer technique for the formation of interconnection layers, the method of fabrication is not so limited. The interconnection layers may be fabricated by a variety of techniques known in the art.
  • [0048]
    [0048]FIG. 11 illustrates an enlarged view of the dual substrate assembly 132 of FIG. 10, wherein the first substrate 130 and the second substrate 130′ each have a microelectronic device (114, 114′) encapsulated within their microelectronic substrate cores (102, 102′), respectively. Each of the microelectronic device 114, 114′, of course, includes a plurality of electrical contacts 154, 154′ located on their microelectronic device active surfaces 116, 116′, respectively. The electrical contacts 154, 154′ are electrically connected to circuitry (not shown) within each microelectronic device 114, 114′, respectively. Only four electrical contacts 154, 154′ are shown on each microelectronic device 114, 114′ for sake of simplicity and clarity. It is, of course, understood that any number of electrical contacts could be present.
  • [0049]
    As shown in FIG. 12, dielectric layers 156, 156′, and conductive traces 158, 158′ are layered, respectively, over the microelectronic device active surface 116 (including the electrical contacts 154), the microelectronic substrate core first surface 106, and the encapsulation material surface 124. Dielectric layers 162, 162′, and conductive traces 164, 164′ are layered, respectively, over the microelectronic device active surface 116′ (including the electrical contacts 154′), the microelectronic substrate core first surface 106′, and the encapsulation material surface 124′. At least one conductive trace 158 may contact a first via 136, which in turn contacts a conductive trace 164 to achieve electrical contact between the first microelectronic device 114 and the second microelectronic device 114′.
  • [0050]
    The dielectric layers 156, 156′, 162, 162′ are preferably epoxy resin, polyimide, bisbenzocyclobutene, and the like, and more preferably filled epoxy resins available from Ibiden U.S.A. Corp., Santa Clara, Calif., U.S.A. and from Ajinomoto U.S.A., Inc., Paramus, N.J., U.S.A. The conductive traces 158, 158′, 164, 164′, may be any conductive material including, but not limited to, copper, aluminum, and alloys thereof. The formation of the dielectric layers 156, 156′, 162, 162′ may be achieved by any known process, including but not limited to lamination, spin coating, roll coating, and spray-on deposition. The conductive traces 158, 158′, 164, 164′ may extend through their respective dielectric layers 156, 156′, 162, 162′ to make electrical contact with one another or with the electrical contacts 154, 154′. This is accomplish by forming vias through the dielectric layers 156, 156′, 162, 162′ (after the formation of each dielectric layer), by any method known in the art, including but not limited to laser drilling and photolithography (usually followed by an etch). The conductive traces 158, 158′, 164, 164′ may be formed by any known technique, including but not limited to semi-additive plating and photolithographic techniques. Preferably, corresponding dielectric layers (i.e., 156 and 162, 156′ and 162′) and corresponding conductive traces (i.e., 158 and 164, 158′ and 164′) are formed simultaneous on both the first substrate 130 and the second substrate 130′. However, it is understood that they could be formed independently on each substrate.
  • [0051]
    As shown in FIG. 13, conductive interconnects 166, 166′, such as solder bumps, solder balls, pins, and the like, may be formed to contact the conductive traces 158′, 164′, respectively, and used for communication with external components (not shown). FIG. 13 illustrates solder bumps extending through solder resist dielectric layers 168, 168′ to form a layered microelectronic substrate 170.
  • [0052]
    It is, of course, understood that a variety of interconnection configurations may be devised. For example, as shown in the FIG. 13, at least one conductive trace 164 may contact a second via 136′, which in turn contacts a conductive trace 158, 158′ to achieve electrical contact between the first microelectronic device 114 and the conductive interconnect 166 on an opposing side of the layered microelectronic substrate 170.
  • [0053]
    [0053]FIG. 14 illustrates a plurality of microelectronic devices 114, 114′ respectively encapsulated with encapsulation material 122, 122′ within the microelectronic substrate cores 102, 102′ to form the layered microelectronic substrate 170 of the present invention. The layer(s) of dielectric material and conductive traces comprising the interconnection layer is simply designated together as interconnection layers 172, 172′, respectively.
  • [0054]
    This interconnection layers 172, 172′ serve not only to form connections between the microelectronic device 114, 114′ and/or the plurality of conductive interconnects 166, 166′, as described above, but also to allow electrical communication among the microelectronic devices 114 and among the microelectronic devices 114′.
  • [0055]
    As shown in FIG. 15, once the interconnection layers 172, 172′ are formed, at least one microelectronic device 174 may be attached to an exposed surface 176 of the interconnection layer 172 by the conductive interconnects 166 and/or at least one microelectronic device 174′ may be attached to an exposed surface 176′ of the interconnection layer 172′ by the conductive interconnects 166′. It is, of course, understood that the conductive interconnects 166, 166′ may be formed either on the interconnection layer 172, 172′ (as shown in FIG. 11) or on the microelectronic devices 174, 174′. It is also understood that, although FIG. 15 illustrates the microelectronic devices 174, 174′ as packaged flip-chips, the microelectronic devices may be any known active or passive microelectronic devices including, but not limited to, logic (CPUs), memory (DRAM, SRAM, SDRAM, etc.), controllers (chip sets), capacitors, resistors, and the like. Furthermore, in addition to flip-chip attachment, as illustrated in FIG. 15, attachment of the microelectronic devices 174, 174′ may be accomplished by other methods, such as wirebonding or other methods known to those skilled in the art.
  • [0056]
    [0056]FIG. 16 illustrates the assembly of FIG. 15 including a plurality of the external attachment features 182, such as attach pins, solder balls (shown), or other such features, connected to the exposed surface 176′ of the interconnection layer 172′. The external attachment features 182 make electrical connection between the layered microelectronic substrate 170 and an external system board 184.
  • [0057]
    Of course, the layered microelectronic substrate 170 would be most effective if the microelectronic devices 114, 114′ did not require heat to be remove therefrom. However, if the microelectronic devices 114 do need heat removal, a heat dissipation device 190 may be disposed between the first substrate 130 and the second substrate 130′, as illustrated FIG. 17. The heat dissipation device 190 may be a heat pipe, as known in the art, or a heat slug, such as a copper plate, an aluminum plate, a thermally conductive polymer, or a micro-electro-mechanical (MEMS) cooling system. The first substrate 130 and the second substrate 130′ are preferably attached to the heat dissipation device 190 by layers 192, 192′ of conductive adhesive material (respectively), such as thermally conductive epoxy, high thermal conductivity solder, and the like. During the fabrication of the conductive vias 136, holes are drilled through the first substrate 130, the heat dissipation device 190, and the second substrate 130′. If the heat dissipation device 190 is made of an electrically conductive material, the holes are coated with a thin conformal layer of dielectrical material 194, such as vapor deposition of a polymer, including but not limited to parylene. Another approach known in the art is to fill the via holes with dielectric material and drill a new smaller ole in the center. Thereafter, as previously discussed, a conductive material is plated or filled in the holes to form the conductive vias 136.
  • [0058]
    [0058]FIG. 18 illustrates an embodiment of a single substrate microelectronic assembly 200, according to the present invention. The single substrate microelectronic assembly 200 comprises a single substrate 202 having a plurality of microelectronic devices 114 encapsulated in a microelectronic substrate core 102, as previously discussed. A plurality of the vias 136 is formed through the single substrate 202. A first interconnection layer 204 is formed on the microelectronic device active surfaces 116 and microelectronic substrate core first surface 106, and a second interconnection layer 204′ is formed on the microelectronic device back surfaces 118 and microelectronic substrate core first surface 108, preferably, in the manner previously discussed. At least one microelectronic device 174 may be attached to an exposed surface 206 of the first interconnection layer 204 by conductive interconnects 208 and/or at least one microelectronic device 174′ may be attached to the exposed surface 206′ of the second interconnection layer 204′ by conductive interconnects 208′.
  • [0059]
    If any of the embedded microelectronic devices 114 require heat removal, heat dissipation devices 212 may be placed in thermal contact with the microelectronic device back surfaces 118, as shown in FIG. 19. As part of the embedding process, the microelectronic device back surface 118 is exposed either by proper choice of embedding process or by backside grinding, prior to forming the interconnection layer(s) (shown with second interconnection layer 204′). The microelectronic device back surface 118 is preferably metallized during the build-up process used to form the conductive traces (see discussion regarding FIG. 12) of the second interconnection layer 204′when a metal is used. The metallized surfaces are illustrated as elements 214. The metallized surfaces 214 may be formed by having an open area of the dielectric patterning mask or by ablating away all of dielectric with a laser at each layering step, as previously discussed. Of course, other techniques, as will be known to those skilled in the art, may be utilized.
  • [0060]
    As shown in FIG. 20, more than one single substrate microelectronic substrate assembly 200, as shown in FIG. 19, may be layered to form a layered microelectronic substrate assembly, according to the present invention. The layered microelectronic assembly 220 is fabricated by orienting a first single substrate microelectronic substrate assembly 200′ to a second single substrate microelectronic substrate assembly 200″, such that the microelectronic device active surfaces 116′ and 116″, respectively, face one another. The interconnection layers 222′ and 222″, which are formed on the microelectronic device active surfaces 116′ and 116″ and the substrate core first surfaces 106′ and 106′ respectively, may be electrically interconnected by direct lamination, by a plurality of conductive interconnects 226, such as solder balls (shown), or by any other technique as will be known to those skilled in the art.
  • [0061]
    Interconnection layers 224′ and 224″ are formed on the microelectronic device back surfaces 118 ′ and 118″, and microelectronic substrate core second surface 108′ and 108″, respectively, in the manner previously discussed. At least one microelectronic device 174′ may be attached to an exposed surface 228′ of the interconnection layers 224′ by conductive interconnections 208′ and/or at least one microelectronic device 174″ may be attached to the exposed surface 228″ of the interconnection layer 224″ by conductive interconnections 208″. Of course, heat dissipation devices 212′ and 212″ (not shown) may be placed in thermal contact with the microelectronic device back surfaces 118′ and 118″, respectively. As previously discussed, a plurality of the vias 136′ and 136″ may formed through the first microelectronic substrate core 102′ and the second microelectronic substrate core 102″, respectively.
  • [0062]
    It is, of course, understood that the interconnection layers 224′ and 224″ are optional, as shown in FIG. 21, wherein thermal dissipation devices 212′ and 212″ may be attached directly to the microelectronic device back surfaces 118 ′ and 118″. Further, as shown in FIG. 21, if microelectronic components, such as decoupling capacitors 234, need to be located close to a particular microelectronic device, such as microelectronic device 114′. Thus, they may be positioned within microelectronic substrate assembly 200″ directly opposite the microelectronic device 114′. Of course, an equivalent arrangement (not shown) is possible for placing components near dice 212″ by embedding them in the opposite microelectronic substrate assembly 200′.
  • [0063]
    Furthermore, as shown in FIG. 22, the heat dissipation devices 212′ and 212″ and the first microelectronic substrate core 102′ and the second microelectronic substrate core 102″ may be replaced by a first thermally conductive microelectronic substrate core 236′ and a second thermally conductive microelectronic substrate core 236″. The microelectronic device 114′ is disposed within a cavity in the first thermally conductive microelectronic substrate core 236′ and the encapsulation material 122′ fills any voids between the microelectronic device 114′ and the first microelectronic substrate core 102′. The microelectronic device 114′ may be secured with a thermally conductive adhesive or solder, or may merely be secured with the encapsulation material 122′. The microelectronic devices 114″ and the microelectronic components 234 are shown likewise situated in cavities in the second thermally conductive microelectronic substrate core 236″.
  • [0064]
    It is understood that the assemblies of FIGS. 17-22 may include external attachment features (see elements 182 in FIG. 16), such as attach pins, solder balls, edge connectors, or other such features (not shown), connected to an external system board (not shown), such as is shown in FIG. 16.
  • [0065]
    Having thus described in detail embodiments of the present invention, it is understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5048179 *Feb 14, 1990Sep 17, 1991Ricoh Company, Ltd.IC chip mounting method
US5324687 *Oct 16, 1992Jun 28, 1994General Electric CompanyMethod for thinning of integrated circuit chips for lightweight packaged electronic systems
US5353498 *Jul 9, 1993Oct 11, 1994General Electric CompanyMethod for fabricating an integrated circuit module
US5422513 *Oct 4, 1993Jun 6, 1995Martin Marietta CorporationIntegrated circuit chip placement in a high density interconnect structure
US5497033 *Jun 20, 1994Mar 5, 1996Martin Marietta CorporationEmbedded substrate for integrated circuit modules
US5696666 *Oct 11, 1995Dec 9, 1997Motorola, Inc.Low profile exposed die chip carrier package
US5841193 *May 20, 1996Nov 24, 1998Epic Technologies, Inc.Single chip modules, repairable multichip modules, and methods of fabrication thereof
US5998859 *Apr 10, 1995Dec 7, 1999Micromodule Systems, Inc.Packaging and interconnect system for integrated circuits
US6127833 *Jan 4, 1999Oct 3, 2000Taiwan Semiconductor Manufacturing Co.Test carrier for attaching a semiconductor device
US6180881 *May 5, 1998Jan 30, 2001Harlan Ruben IsaakChip stack and method of making same
US6239482 *Jun 21, 1999May 29, 2001General Electric CompanyIntegrated circuit package including window frame
US6423570 *Oct 18, 2000Jul 23, 2002Intel CorporationMethod to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
US20020137263 *Mar 26, 2001Sep 26, 2002Steven TowleDispensing process for fabrication of microelectronic packages
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6673698 *Jan 19, 2002Jan 6, 2004Megic CorporationThin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers
US6891273 *Apr 1, 2003May 10, 2005Siliconware Precision Industries Co., Ltd.Semiconductor package and fabrication method thereof
US6977435 *Sep 9, 2003Dec 20, 2005Intel CorporationThick metal layer integrated process flow to improve power delivery and mechanical buffering
US7199459May 9, 2005Apr 3, 2007Siliconware Precision Industries Co., Ltd.Semiconductor package without bonding wires and fabrication method thereof
US7208825 *May 9, 2005Apr 24, 2007Siliconware Precision Industries Co., Ltd.Stacked semiconductor packages
US7388293Jun 14, 2005Jun 17, 2008Shinko Electric Industries, Co.Interposer method of fabricating same, and semiconductor device using the same having two portions with different constructions
US7415762Jul 19, 2006Aug 26, 2008Shinko Electric Industries Co., Ltd.Interposer, method of fabricating the same, and semiconductor device using the same
US7632747 *Aug 19, 2004Dec 15, 2009Micron Technology, Inc.Conductive structures for microfeature devices and methods for fabricating microfeature devices
US7683458Oct 26, 2007Mar 23, 2010Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US7732909 *May 4, 2007Jun 8, 2010Imbera Electronics OyMethod for embedding a component in a base
US7749899Jun 1, 2006Jul 6, 2010Micron Technology, Inc.Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7759800May 9, 2006Jul 20, 2010Micron Technology, Inc.Microelectronics devices, having vias, and packaged microelectronic devices having vias
US7795134Jun 28, 2005Sep 14, 2010Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US7829976Apr 6, 2009Nov 9, 2010Micron Technology, Inc.Microelectronic devices and methods for forming interconnects in microelectronic devices
US7830018Sep 28, 2007Nov 9, 2010Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US7863187Sep 1, 2005Jan 4, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7883993 *Jun 28, 2006Feb 8, 2011Infineon Technologies AgSemiconductor device with semiconductor chip and rewiring layer and method for producing the same
US7884015Dec 6, 2007Feb 8, 2011Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US7902643Aug 31, 2006Mar 8, 2011Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US7915736Aug 2, 2007Mar 29, 2011Micron Technology, Inc.Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7939377Oct 27, 2010May 10, 2011Shinko Electric Industries Co., Ltd.Method of manufacturing semiconductor element mounted wiring board
US7956443Mar 17, 2010Jun 7, 2011Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US7973245Feb 6, 2008Jul 5, 2011Ngk Spark Plug Co., Ltd.Wiring board and capacitor to be built into wiring board
US7973411Nov 23, 2009Jul 5, 2011Micron Technology, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7989944Jul 25, 2007Aug 2, 2011Imbera Electronics OyMethod for embedding a component in a base
US8008125Mar 6, 2009Aug 30, 2011General Electric CompanySystem and method for stacked die embedded chip build-up
US8008192Aug 23, 2010Aug 30, 2011Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US8084866Dec 10, 2003Dec 27, 2011Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devices
US8093704 *Jun 3, 2008Jan 10, 2012Intel CorporationPackage on package using a bump-less build up layer (BBUL) package
US8130507 *Mar 23, 2009Mar 6, 2012Ngk Spark Plug Co., Ltd.Component built-in wiring board
US8222727Nov 5, 2009Jul 17, 2012Micron Technology, Inc.Conductive structures for microfeature devices and methods for fabricating microfeature devices
US8247907Feb 3, 2011Aug 21, 2012Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US8278214 *Dec 23, 2009Oct 2, 2012Intel CorporationThrough mold via polymer block package
US8322031Sep 16, 2008Dec 4, 2012Micron Technology, Inc.Method of manufacturing an interposer
US8367538Oct 6, 2010Feb 5, 2013Micron Technology, Inc.Partitioned through-layer via and associated systems and methods
US8368201Jul 18, 2011Feb 5, 2013Imbera Electronics OyMethod for embedding a component in a base
US8384203 *Jul 20, 2009Feb 26, 2013United Test And Assembly Center Ltd.Packaging structural member
US8450857Jun 18, 2012May 28, 2013Intel CorporationThrough mold via polymer block package
US8455994Jul 23, 2010Jun 4, 2013Imbera Electronics OyElectronic module with feed through conductor between wiring patterns
US8471361Feb 18, 2011Jun 25, 2013Megica CorporationIntegrated chip package structure using organic substrate and method of manufacturing the same
US8492870Jun 13, 2011Jul 23, 2013Megica CorporationSemiconductor package with interconnect layers
US8502353Jun 7, 2011Aug 6, 2013Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US8535976Jun 4, 2003Sep 17, 2013Megica CorporationMethod for fabricating chip package with die and substrate
US8536046Feb 1, 2013Sep 17, 2013Micron TechnologyPartitioned through-layer via and associated systems and methods
US8536485Apr 28, 2006Sep 17, 2013Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US8547701Nov 24, 2005Oct 1, 2013Imbera Electronics OyElectronics module and method for manufacturing the same
US8610279Jun 27, 2011Dec 17, 2013Micron Technologies, Inc.Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US8658473Mar 27, 2012Feb 25, 2014General Electric CompanyUltrathin buried die module and method of manufacturing thereof
US8664562May 1, 2006Mar 4, 2014Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US8669179Jul 11, 2013Mar 11, 2014Micron Technology, Inc.Through-wafer interconnects for photoimager and memory wafers
US8674235Jun 6, 2011Mar 18, 2014Intel CorporationMicroelectronic substrate for alternate package functionality
US8686313Sep 17, 2013Apr 1, 2014Micron Technology, Inc.System and methods for forming apertures in microfeature workpieces
US8748311Dec 27, 2011Jun 10, 2014Micron Technology, Inc.Microelectronic devices and methods for filing vias in microelectronic devices
US8772087 *Oct 22, 2009Jul 8, 2014Infineon Technologies AgMethod and apparatus for semiconductor device fabrication using a reconstituted wafer
US8835221May 3, 2013Sep 16, 2014Qualcomm IncorporatedIntegrated chip package structure using ceramic substrate and method of manufacturing the same
US8981553 *Sep 21, 2012Mar 17, 2015Infineon Technologies AgPower semiconductor module with integrated thick-film printed circuit board
US8995694 *Jan 31, 2013Mar 31, 2015Knowles Electronics, LlcEmbedded circuit in a MEMS device
US8999756 *May 23, 2014Apr 7, 2015Infineon Technologies AgMethod and apparatus for semiconductor device fabrication using a reconstituted wafer
US9030029Jan 22, 2002May 12, 2015Qualcomm IncorporatedChip package with die and substrate
US9040361 *Dec 2, 2010May 26, 2015Siliconware Precision Industries Co., Ltd.Chip scale package with electronic component received in encapsulant, and fabrication method thereof
US9099539Mar 1, 2011Aug 4, 2015Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US9136246Jan 9, 2004Sep 15, 2015Qualcomm IncorporatedIntegrated chip package structure using silicon substrate and method of manufacturing the same
US9142487Jan 9, 2013Sep 22, 2015United Test And Assembly Center Ltd.Packaging structural member
US9165790 *Aug 15, 2013Oct 20, 2015Zhen Ding Technology Co., Ltd.Packaging substrate, method for manufacturing same, and chip packaging body having same
US9214391Sep 19, 2008Dec 15, 2015Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US9236348Feb 24, 2014Jan 12, 2016General Electric CompanyUltrathin buried die module and method of manufacturing thereof
US9281241Aug 21, 2012Mar 8, 2016Micron Technology, Inc.Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US9293367Aug 29, 2011Mar 22, 2016Micron Technology, Inc.Conductive interconnect structures and formation methods using supercritical fluids
US9313902Jun 29, 2012Apr 12, 2016Micron Technology, Inc.Conductive structures for microfeature devices and methods for fabricating microfeature devices
US9337037 *Oct 31, 2012May 10, 2016Commissariat A L'energie Atomique Et Aux Energies AlternativesMethod for obtaining a heterogeneous substrate for the production of semiconductors
US9452492Apr 1, 2014Sep 27, 2016Micron Technology, Inc.Systems and methods for forming apertures in microfeature workpieces
US9485560Mar 23, 2015Nov 1, 2016Knowles Electronics, LlcEmbedded circuit in a MEMS device
US9491539 *Jul 29, 2013Nov 8, 2016Knowles Electronics, LlcMEMS apparatus disposed on assembly lid
US9570350Jul 1, 2015Feb 14, 2017Micron Technology, Inc.Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US9653420Jun 9, 2014May 16, 2017Micron Technology, Inc.Microelectronic devices and methods for filling vias in microelectronic devices
US9704726Sep 18, 2015Jul 11, 2017UTAC Headquarters Pte. Ltd.Packaging structural member
US20040140573 *Apr 1, 2003Jul 22, 2004Siliconware Precision Industries, Ltd.Semiconductor package and fabrication method thereof
US20050051894 *Sep 9, 2003Mar 10, 2005Intel CorporationThick metal layer integrated process flow to improve power delivery and mechanical buffering
US20050200006 *May 9, 2005Sep 15, 2005Han-Ping PuSemiconductor package and fabrication method thereof
US20050205978 *May 9, 2005Sep 22, 2005Han-Ping PuSemiconductor package and fabrication method thereof
US20060001179 *Jun 14, 2005Jan 5, 2006Shinko Electric Industries Co., Ltd.Interposer, method of fabricating the same, and semiconductor device using the same
US20060012039 *Sep 7, 2005Jan 19, 2006Kim Sarah EMethods of processing thick ILD layers using spray coating or lamination for C4 wafer level thick metal integrated flow
US20060040428 *Aug 19, 2004Feb 23, 2006Johnson Mark SConductive structures for microfeature devices and methods for fabricating microfeature devices
US20060042952 *Aug 24, 2004Mar 2, 2006Oliver Steven DMethods for forming interconnects in vias and microelectronic workpieces including such interconnects
US20060076678 *Nov 16, 2005Apr 13, 2006Kim Sarah EThick metal layer integrated process flow to improve power delivery and mechanical buffering
US20060216862 *May 9, 2006Sep 28, 2006Micron Technology, Inc.Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US20060240687 *Jun 26, 2006Oct 26, 2006Micron Technology, Inc.Slanted vias for electrical circuits on circuit boards and other substrates
US20060246624 *Jun 28, 2006Nov 2, 2006Edward FuergutSemiconductor device with semiconductor chip and rewiring layer and method for producing the same
US20060263937 *Jul 19, 2006Nov 23, 2006Shinko Electric Industries Co., Ltd.Interposer, method of fabricating the same, and semiconductor device using the same
US20060264041 *Jul 28, 2006Nov 23, 2006Micron Technology, Inc.Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US20070054484 *Oct 26, 2006Mar 8, 2007Siliconware Precision Industries Co., Ltd.Method for fabricating semiconductor packages
US20070190776 *Apr 25, 2007Aug 16, 2007Intel CorporationMethods of Processing Thick ILD Layers Using Spray Coating or Lamination for C4 Wafer Level Thick Metal Integrated Flow
US20070206366 *May 4, 2007Sep 6, 2007Tuominen RistoMethod for embedding a component in a base
US20080036093 *Jul 25, 2007Feb 14, 2008Tuominen RistoMethod for embedding a component in a base
US20080094805 *Nov 24, 2005Apr 24, 2008Imbera Electroics OyElectronics Module and Method for Manufacturing the Same
US20080131658 *Dec 5, 2006Jun 5, 2008Vijay WakharkarElectronic packages and components thereof formed by co-deposited carbon nanotubes
US20080223607 *Feb 6, 2008Sep 18, 2008Masaki MuramatsuWiring board and capacitor to be built into wiring board
US20090237900 *Mar 23, 2009Sep 24, 2009Makoto OriguchiComponent built-in wiring board
US20090294942 *Jun 3, 2008Dec 3, 2009Palmer Eric CPackage on package using a bump-less build up layer (bbul) package
US20100013081 *Jul 20, 2009Jan 21, 2010United Test And Assembly Center Ltd.Packaging structural member
US20100029047 *Jul 28, 2009Feb 4, 2010Phoenix Precision Technology CorporationMethod of fabricating printed circuit board having semiconductor components embedded therein
US20100044876 *Nov 5, 2009Feb 25, 2010Micron Technology, Inc.Conductive structures for microfeature devices and methods for fabricating microfeature devices
US20100052183 *Nov 10, 2009Mar 4, 2010Micron Technology, Inc.Microfeature workpiece substrates having through-substrate vias, and associated methods of formation
US20100224992 *Mar 6, 2009Sep 9, 2010Mcconnelee Paul AlanSystem and method for stacked die embedded chip build-up
US20100288535 *Aug 24, 2009Nov 18, 2010Hong Suk ChangElectronic component-embedded printed circuit board comprising cooling member and method of manufacturing the same
US20100308452 *Jul 23, 2010Dec 9, 2010Imbera Electronics OyElectronic module with feed through conductor between wiring patterns
US20110062578 *Aug 16, 2010Mar 17, 2011Shinko Electric Industries Co., Ltd.Semiconductor device and method of manufacturing the same
US20110089551 *Dec 27, 2010Apr 21, 2011Oki Electric Industry Co., Ltd.Semiconductor device with double-sided electrode structure and its manufacturing method
US20110095413 *Oct 22, 2009Apr 28, 2011Hans-Joachim BarthMethod and Apparatus for Semiconductor Device Fabrication Using a Reconstituted Wafer
US20110104858 *Oct 27, 2010May 5, 2011Shinko Electric Industries Co., Ltd.Method of manufacturing semiconductor element mounted wiring board
US20110147929 *Dec 23, 2009Jun 23, 2011Roy Mihir KThrough mold via polymer block package
US20110205720 *Feb 18, 2011Aug 25, 2011Megica CorporationIntegrated chip package structure using organic substrate and method of manufacturing the same
US20120038044 *Dec 2, 2010Feb 16, 2012Siliconware Precision Industries Co., Ltd.Chip scale package and fabrication method thereof
US20130075932 *Sep 21, 2012Mar 28, 2013Infineon Technologies AgPower Semiconductor Module with Integrated Thick-Film Printed Circuit Board
US20130127037 *Mar 3, 2011May 23, 2013Nec CorporationSemiconductor device built-in substrate
US20130193533 *Jan 31, 2013Aug 1, 2013Knowles Electronics, LlcEmbedded circuit in a mems device
US20140037115 *Jul 29, 2013Feb 6, 2014Knowles Electronics, LlcMEMS Apparatus Disposed On Assembly Lid
US20140117553 *Aug 15, 2013May 1, 2014Zhen Ding Technology Co., Ltd.Packaging substrate, method for manufacturing same, and chip packaging body having same
US20140133105 *Nov 9, 2012May 15, 2014Nvidia CorporationMethod of embedding cpu/gpu/logic chip into a substrate of a package-on-package structure
US20140306268 *Oct 31, 2012Oct 16, 2014Commissariat A L'Energie Atomique Et Aux Energies AlternativeMethod for obtaining a heterogeneous substrate for the production of semiconductors, and corresponding substrate
US20140335654 *May 23, 2014Nov 13, 2014Infineon Technologies AgMethod and Apparatus for Semiconductor Device Fabrication Using a Reconstituted Wafer
US20150041992 *Oct 23, 2014Feb 12, 2015Seiko Epson CorporationSemiconductor device, manufacturing method for semiconductor device, electronic component, circuit substrate, and electronic apparatus
US20160049316 *Oct 30, 2015Feb 18, 2016Intel CorporationEmbedded package in pcb build up
US20170271267 *Nov 21, 2016Sep 21, 2017Team Expert Management Consulting Service, Ltd.Semiconductor packaging structure
CN102348324A *Jul 22, 2011Feb 8, 2012伊姆贝拉电子有限公司Electronic module with feed through conductor between wiring patterns
CN102770957A *Nov 19, 2010Nov 7, 2012英特尔公司Through mold via polymer block package
CN103021967A *Sep 21, 2012Apr 3, 2013英飞凌科技股份有限公司Power semiconductor module with integrated thick-film printed circuit board
CN103597594A *Jun 4, 2012Feb 19, 2014英特尔公司Microelectronic substrate for alternate package functionality
CN103794515A *Oct 30, 2012May 14, 2014宏启胜精密电子(秦皇岛)有限公司Chip packaging substrate, chip packaging structure, and method for manufacturing same
EP1612860A3 *Jun 14, 2005May 30, 2007Shinko Electric Industries Co., Ltd.Interposer, method of fabricating the same, and semiconductor device using the same
EP2228824A1 *Feb 25, 2010Sep 15, 2010General Electric CompanyEmbedded chip package with chips stacked in an interconnecting laminate
WO2012170328A2 *Jun 4, 2012Dec 13, 2012Intel CorporationMicroelectronic substrate for alternate package functionality
WO2012170328A3 *Jun 4, 2012Apr 25, 2013Intel CorporationMicroelectronic substrate for alternate package functionality
Legal Events
DateCodeEventDescription
Aug 13, 2001ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VU, QUAT T.;LI, JIAN;TOWLE, STEVEN;REEL/FRAME:012088/0317;SIGNING DATES FROM 20010720 TO 20010727