Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020027228 A1
Publication typeApplication
Application numberUS 09/931,119
Publication dateMar 7, 2002
Filing dateAug 16, 2001
Priority dateAug 18, 2000
Also published asUS6369417
Publication number09931119, 931119, US 2002/0027228 A1, US 2002/027228 A1, US 20020027228 A1, US 20020027228A1, US 2002027228 A1, US 2002027228A1, US-A1-20020027228, US-A1-2002027228, US2002/0027228A1, US2002/027228A1, US20020027228 A1, US20020027228A1, US2002027228 A1, US2002027228A1
InventorsJu-Il Lee
Original AssigneeJu-Il Lee
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Cmos image sensor and method for fabricating the same
US 20020027228 A1
Abstract
A CMOS image sensor fabrication method that is capable of preventing a surface of a metal line from being damaged or contaminated is provided. The formed CMOS image sensor includes: a semiconductor structure, wherein the semiconductor structure includes a unit pixel area and a pad area; a metal line formed on the pad area, wherein a portion of the metal line is exposed; a passivation layer formed on the unit pixel area and on the metal line such that the exposed portion is left exposed; a planarized photoresist formed on a portion of the passivation layer; a micro-lens formed on a portion of the planarized photoresist; and an oxide layer formed on the entire formed structure such that the exposed portion is left exposed.
Images(7)
Previous page
Next page
Claims(15)
What is claimed is;
1. A CMOS image sensor comprising:
a semiconductor structure, wherein the semiconductor structure includes a unit pixel area and a pad area;
a metal line formed on the pad area, wherein a portion of the metal line is exposed;
a passivation layer formed on the unit pixel area and on the metal line such that the exposed portion of the metal line is left exposed;
a planarized photoresist formed on a portion of the passivation layer;
a micro-lens formed on a portion of the planarized photoresist; and
an oxide layer formed on the micro-lens, the photoresist and the passivation layer such that the exposed portion is left exposed.
2. The CMOS image sensor as recited in claim 1, wherein the oxide layer is formed at a temperature of 150 C. to 200 C.
3. The CM0S image sensor as recited in claim 2, wherein the oxide layer is formed to a thickness of 3000 Å to 10000 Å.
4. The CMOS image sensor as recited in claim 1, wherein the oxide layer is formed to a thickness of 3000 Å to 10000 A.
5. The CMOS image sensor as recited in claim 1, wherein the passivation layer includes a nitride layer and a second oxide layer.
6. The CMOS image sensor as recited in claim 4, further comprising an anti-reflection layer formed on the metal line such that the exposed portion is left exposed.
7. The CMOS image sensor as recited in claim 1, further comprising an anti-reflection layer formed on the metal line such that the exposed portion is left exposed.
8. A method for fabricating a CMOS image sensor, comprising the steps of:
a) providing a semiconductor structure, wherein the semiconductor structure includes a metal line formed on an upper portion of the semiconductor structure;
b) forming a passivation layer on the metal line;
c) forming a planarized photoresist on a portion of the passivation layer;
d) forming a micro-lens on a portion of the planarized photoresist:
e) forming an oxide layer on the micro-lens, the photoresist and the passivation layer; and
f) forming a pad open mask and etching the oxide layer and the passivation layer to expose a portion of the metal line.
9. The method as recited in claim 8, wherein the oxide layer is formed at a temperature of 150 C. to 200 C.
10. The method as recited in claim 9, wherein the oxide layer is formed to a thickness of 3000 Å to 10000 Å.
11. The method as recited in claim 8, wherein the oxide layer is formed to a thickness of 3000 Å to 10000 Å.
12. The method as recited in claim 8, wherein the passivation layer includes a nitride layer and a second oxide layer.
13. The method as recited in claim 12, further comprising the step of forming an anti-reflection layer on the metal line.
14. The method as recited in claim 13, wherein the exposed portion of the metal line is not covered by the anti-reflection layer.
15. The method as recited in claim 8, further comprising the step of forming an anti-reflection layer on the metal line.
Description
FIELD OF THE INVENTION

[0001] The present invention relates generally to a semiconductor device, and, more particularly, to a CMOS image sensor capable of preventing a surface of a metal line therein from being damaged or contaminated, thereby improving performance of a semiconductor memory device.

BACKGROUND OF THE INVENTION

[0002] As is well known, an image sensor is an apparatus generating image data by sensing a light beam reflected from an object. An exemplary image sensor fabricated by a complementary metal oxide semiconductor (CMOS) technology is called a CMOS image sensor.

[0003] Generally, the CMOS image sensor includes a plurality of unit pixels, each unit pixel including a light sensing element and a plurality of transistors. The light sensing element, such as a photodiode, senses an incident light beam and generates photoelectric charges corresponding to the amount of the incident light beam received. The transistors perform switching operations to control transfer of the photoelectric charges.

[0004]FIGS. 1A to 1D are cross-sectional views showing sequential steps of fabricating a conventional CMOS image sensor. Here, reference numerals 100 and 150 represent a unit pixel area and a pad area, respectively. For convenience purposes, the distance between the unit pixel area 100 and the pad area 150 has been truncated by a split view.

[0005] Referring to FIG. 1A, a series of operations are carried out to provide a semiconductor structure that has a metal line 101 on an upper portion thereof, the metal line 101 extending from the unit pixel area 100 into the pad area 150. After forming an anti-reflection layer 102 of about 300 Å on the metal line 101, an oxide layer 103 and a nitride layer 104, together forming a passivation layer, are stacked on the entire structure extending from the unit pixel area 100 into the pad area 150.

[0006] Referring to FIG. 1B, the nitride layer 104, the oxide layer 103 and the anti-reflection layer 102 are selectively etched to expose a portion of the metal line 101 and create a pad open area 105.

[0007] Referring to FIG. 1C, a dyed photoresist 106 is coated on the entire structure. Then, an exposure and development operation is carried out to form a color filter 106 over a light sensing region of the CMOS image sensor. At this time, a portion of the dyed photoresist 106, i.e., the photoresist pattern 106 b, covering the pad open portion 105, is removed during the develop operation. Then, a thermal treatment is performed at a temperature of 145 C. to 150 C.

[0008] Referring to FIG. 1D, after patterning the color filter 106A, the resulting structure is soaked in a developing solution. This soaking step erodes a portion of the surface of the metal line 107, leaving a high resistance oxide layer 108. This high resistance oxide layer 108 forms a poor contact with any metal ball connected thereto for driving the circuit.

[0009] It is, therefore, desirable to have a CMOS image sensor capable of preventing a surface of a metal line from being damaged, oxidized, or otherwise contaminated, thereby improving the performance of the semiconductor memory device.

SUMMARY OF THE INVENTION

[0010] In accordance with an aspect of the invention, there is provided a CMOS image sensor comprising: a semiconductor structure, wherein the semiconductor structure includes a unit pixel area and a pad area; a metal line formed on the pad area, wherein a portion of the metal line is exposed; a passivation layer formed on the unit pixel area and on the metal line such that the exposed portion of the metal line is left exposed; a planarized photoresist formed on a portion of the passivation layer; a micro-lens formed on a portion of the planarized photoresist; and an oxide layer formed on the micro-lens, the photoresist, and the passivation layer such that the exposed portion is left exposed.

[0011] In accordance with another aspect of the invention, there is provided a method for fabricating a CMOS image sensor, comprising the steps of: a) providing a semiconductor structure, wherein the semiconductor structure includes a metal line formed on an upper portion of the semiconductor structure, b) forming a passivation layer on the metal line; c) forming a planarized photoresist on a portion of the passivation layer; d) forming a micro-lens on a portion of the planarized photoresist; e) forming an oxide layer on the micro-lens, the photoresist, and the passivation layer; and f) forming a pad open mask and etching the oxide layer and the passivation layer to expose a portion of the metal line.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] An exemplary apparatus and method will now be described with reference to the accompanying drawings, in which:

[0013]FIGS. 1A to 1D are cross-sectional views showing sequential steps of fabricating a conventional CMOS image sensor;

[0014]FIG. 2 is a cross-sectional view illustrating an exemplary CMOS image sensor constructed in accordance with the teachings of the present invention; and

[0015]FIGS. 3A to 3E are cross-sectional views illustrating sequential steps in fabricating the CMOS image sensor shown in FIG. 2.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0016]FIG. 2 is a cross-sectional view illustrating an exemplary CMOS image sensor constructed in accordance with the teachings of the invention. The illustrated CMOS image sensor includes a semiconductor structure having a unit pixel area 300 and a pad area 350. The semiconductor structure also has a pad open area 310; a metal line 301 of which a portion is exposed; an oxide layer 303 and a nitride layer 304, which together serve as a passivation layer; a color filter 305; a planarized photoresist 306 formed on the color filter 305 and the passivation layer; a micro-lens 307 formed on the planarized photoresist 306; and a low-temperature oxide layer 308 formed on the entire structure (e.g., the micro-lens 307, the photoresist 306, and the nitride layer 304 of the passivation laser). The low-temperature oxide layer 308 is formed at a temperature of 150 C. to 200 C. and to a thickness of 3000 Å to 10000 Å. A photoresist layer 309 is also shown and described below. Preferably, the CMOS image sensor further includes an anti-reflection layer 302 formed on the metal line 301.

[0017]FIGS. 3A through 3E show a method for fabricating the CMOS image sensor of FIG. 2. Referring to FIG. 3A, a series of fabricating operations are carried out to provide a semiconductor structure that has the metal line 301. Then, to protect the semiconductor structure from moisture and scratching, the passivation layer (i.e., the oxide layer 303 and the nitride layer 304) is formed on the entire structure. Preferably, an anti-reflection layer 302, such as a titanium nitride layer, is formed on the metal line 301 before the two layers of the passivation layer.

[0018] Referring to FIG. 3B, an operation of forming a color filter array is carried out to form the color filter 305. Such operations are known to those of ordinary skill in the art. The color alter 3O5 may include a red color filter, a green color filter or a blue color filter. The formation of the color filter 305 includes the steps of; a) coating the dyed photoresist 306; b) performing an exposure and development operation to form the color filter 305 on a light sensing region of the CMOS image sensor; and c) performing a thermal treatment thereafter. As shown in FIG. 3B, the planarized photoresist 306 is formed on an upper portion of the unit pixel area 300.

[0019] Referring to FIG. 3C, the micro-lens 307 is formed on the planarized photoresist 306, and then, a cleaning operation is performed. Referring to FIG. 3D, the low-temperature oxide layer 308 is coated on the entire structure at a temperature of 150 C. to 200 C. and to a thickness of 3000 Å to 10000 Å.

[0020] Referring to FIG. 3E, after forming the photoresist pattern 309, the low-temperature oxide layer 308, the nitride layer 304 and the oxide layer 303 are selectively etched to form the pad open portion 310. Then, after removing the photoresist pattern 309 and performing a cleaning operation, a package operation is carried out to thereby obtain a CMOS image sensor chip.

[0021] Compared with the prior art, since the pad open area formation is carried out after forming the color filter, the planarized photoresist and the micro-lens, it is possible to prevent the surface of the metal line from being damaged or contaminated, thereby improving yield of the CMOS image sensor chip.

[0022] Although preferred examples of an apparatus and a method have been disclosed for illustrative purposes, those skilled in the art will appreciate that the scope of this patent is not limited to those examples. On the contrary, the scope of this patent extends to all apparatuses and methods falling within the scope and spirit of the accompanying claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7554143 *Sep 29, 2006Jun 30, 2009Dongbu Electronics Co., Ltd.CMOS image sensor and method of fabricating the same
US7695995Sep 10, 2007Apr 13, 2010Dongbu Hitek Co., Ltd.Image sensor and method of fabricating the same
US7785917 *Dec 29, 2006Aug 31, 2010Sang Hyuk ParkImage sensor and manufacturing method for the same
US7898011 *Dec 7, 2006Mar 1, 2011Siliconfile Technologies Inc.Image sensor having anti-reflection film for reducing crosstalk
US8022453Aug 4, 2010Sep 20, 2011Crosstek Capital, LLCImage sensor and manufacturing method for same
US8222069Sep 13, 2011Jul 17, 2012Intellectual Ventures Ii LlcImage sensor and manufacturing method for same
Classifications
U.S. Classification257/69, 257/E27.132
International ClassificationH04N5/335, H04N5/369, H04N5/374, H01L31/10, H01L31/02, H01L27/14, H01L31/0232, H01L27/146
Cooperative ClassificationH01L27/14621, H01L27/14627, H01L27/14609, H01L27/14692
European ClassificationH01L27/146A4, H01L27/146A8C, H01L27/146A10M, H01L27/146V10
Legal Events
DateCodeEventDescription
May 27, 2014FPExpired due to failure to pay maintenance fee
Effective date: 20140409
Apr 9, 2014LAPSLapse for failure to pay maintenance fees
Nov 15, 2013REMIMaintenance fee reminder mailed
Jul 22, 2011ASAssignment
Owner name: INTELLECTUAL VENTURES II LLC, DELAWARE
Free format text: MERGER;ASSIGNOR:CROSSTEK CAPITAL, LLC;REEL/FRAME:026637/0632
Effective date: 20110718
Oct 1, 2009FPAYFee payment
Year of fee payment: 8
Aug 24, 2009ASAssignment
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, JU IL;REEL/FRAME:023134/0428
Effective date: 20090820
May 30, 2009ASAssignment
Owner name: CROSSTEK CAPITAL, LLC, DELAWARE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:022764/0270
Effective date: 20090514
Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF
Free format text: PARTIAL RELEASE OF SECURITY INTEREST;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE;REEL/FRAME:022746/0870
Effective date: 20090527
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:22764/270
Owner name: CROSSTEK CAPITAL, LLC,DELAWARE
Sep 16, 2005FPAYFee payment
Year of fee payment: 4
Mar 25, 2005ASAssignment
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS
Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530
Effective date: 20041223
Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD. /AR;REEL/FRAME:016470/0530
Jan 10, 2005ASAssignment
Owner name: MAGNACHIP SEMICONDUCTOR, LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:016216/0649
Effective date: 20041004
Owner name: MAGNACHIP SEMICONDUCTOR, LTD. 1 HYANGJEONG-DONG, H
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR, INC. /AR;REEL/FRAME:016216/0649
Oct 12, 2004ASAssignment
Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF
Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:015242/0899
Effective date: 20010329
Owner name: HYNIX SEMICONDUCTOR INC. SAN 136-1, AMI-RI, BUBAL-
Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. /AR;REEL/FRAME:015242/0899
Jul 27, 2004RFReissue application filed
Effective date: 20040419
Aug 16, 2001ASAssignment
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, JU-IL;REEL/FRAME:012109/0117
Effective date: 20010807
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. SAN 136-1
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, JU-IL /AR;REEL/FRAME:012109/0117