|Publication number||US20020031906 A1|
|Application number||US 09/947,966|
|Publication date||Mar 14, 2002|
|Filing date||Sep 6, 2001|
|Priority date||Sep 11, 2000|
|Also published as||US6455411|
|Publication number||09947966, 947966, US 2002/0031906 A1, US 2002/031906 A1, US 20020031906 A1, US 20020031906A1, US 2002031906 A1, US 2002031906A1, US-A1-20020031906, US-A1-2002031906, US2002/0031906A1, US2002/031906A1, US20020031906 A1, US20020031906A1, US2002031906 A1, US2002031906A1|
|Inventors||Ping Jiang, Francis Celii, Kenneth Newton, Hiromi Sakima|
|Original Assignee||Ping Jiang, Celii Francis G., Newton Kenneth J., Hiromi Sakima|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (17), Classifications (14), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
 The following co-pending application is related and hereby incorporated by reference:
 U.S. patent application Ser. No. 09/521,325, filed Mar. 9, 2000 by Tsu et al.
 The invention is generally related to the field of forming interconnect layers in integrated circuits and more specifically to dual damascene interconnect processes with Cu and low-k dielectrics.
 As the density of semiconductor devices increases, the demands on interconnect layers for connecting the semiconductor devices to each other also increase. Therefore, there is a desire to switch from the traditional aluminum metal interconnects to copper interconnects. Unfortunately, suitable copper etches for a semiconductor fabrication environment are not readily available. To overcome the copper etch problem, damascene processes have been developed.
 In a conventional interconnect process, the aluminum (and any barrier metals) are deposited, patterned, and etched to form the interconnect lines. Then, an interlevel dielectric (ILD) is deposited and planarized. In a damascene process, the ILD is formed first. The ILD is then patterned and etched. The metal is then deposited over the structure and then chemically-mechanically polished to remove the metal from over the ILD, leaving metal interconnect lines. A metal etch is thereby avoided.
 One prior art damascene process, a dual damascene process, is described with reference to FIGS. 1A-E. Referring to FIG. 1A, a silicon nitride layer 12 is deposited over a semiconductor body 10. Semiconductor body 10 will have been processed through a first metal interconnect layer. A via level dielectric 14 is deposited over silicon nitride layer 12. Via dielectric layer 14 comprises FSG (fluorine-doped silicate glass). Another silicon nitride layer 18 is deposited over via level dielectric 14 and a second, trench level dielectric 20 is deposited over silicon nitride layer 18. A via 22 is then patterned and etched through the trench level dielectric 20, silicon nitride layer 18 and via level dielectric 14. Silicon nitride layer 12 is used as an etch-stop.
 Referring to FIG. 1B, a spin-on organic barc (bottom anti-reflection coating) 24 is deposited to fill a portion of via 22. The result is approximately 600 Å of barc over dielectric 20 and a thickness of ˜2000-2500 Å inside the via 22. Barc 24 protects via 22 during the subsequent trench etch. Next, the trench pattern 26 is formed on the structure as shown in FIG. 1C. Trench pattern 26 exposes areas of trench level dielectric 20 (with about 600 Å of barc on top of dielectric 20) where the metal interconnect lines are desired. Referring to FIG. 1D, the trench etch to remove portions of FSG layer 20 is performed. Oxide ridges 28 may undesirably form on the edges of via 22. Pattern 26 is removed as shown in FIG. 1E. Oxide ridges impair device reliability due to the fact that it is difficult to ensure that a metal barrier completely covers the oxide ridges.
 Newer technologies are switching to even lower-k dielectrics such as organo-silicate glass (OSG) in place of FSG. Dual damascene processes for working with the newer dielectrics are needed.
 A dual damascene process for low-k and ultra-low-k dielectrics is disclosed herein. After the via etch, a trench is etched using a less-polymerizing fluorocarbon added to an etch chemistry comprising a fluorocarbon and low N2/Ar ratio. The low N2/Ar ratio controls ridge formation during the trench etch. The combination of a less-polymerizing fluorocarbon with a high-polymerizing fluorocarbon achieves a high etch rate and defect-free conditions.
 An advantage of the invention is providing a dual damascene process that avoids or minimizes the formation of via ridges while maintaining a high etch rate and good CD control.
 This and other advantages will be apparent to those of ordinary skill in the art having reference to the specification in conjunction with the drawings.
 In the drawings:
 FIGS. 1A-1E are cross-sectional diagrams of a prior art dual damascene process at various stages of fabrication;
 FIGS. 2A-2E are cross-sectional diagrams of a dual damascene process according to the invention at various stages of fabrication;
FIG. 3 is a cross-sectional drawing of a trench/via with oxide ridges;
FIG. 4 is a cross-section drawing of a trench/via without oxide ridges but with a low etch rate chemistry;
FIG. 5 is a cross-sectional diagram of a trench/via etched according to the invention with no oxide ridges and high etch rate when a less-polymerizing fluorocarbon was added to the trench etch chemistry.
 The invention will now be described in conjunction with a dual damascene copper interconnect process. It will be apparent to those of ordinary skill in the art that the benefits of the invention can be applied to other fabrication processes such as other dual damascene processes.
 A fabrication process according to an embodiment of the invention will now be discussed with reference to FIGS. 2A-2E. A semiconductor body 100 is processed through the formation of a first interconnect layer 102 as is known in the art. (Although referred to herein as the first interconnect layer 102, layer 102 may be any interconnect layer except the uppermost interconnect layer.) An etch-stop layer 104 is deposited over the first interconnect layer 102. Etch-stop layer 104 typically comprises silicon nitride, but other suitable etch-stop layers are known in the art (e.g., SiC). As an example, the thickness of etch-stop layer 104 may be on the order of 1000 Å (e.g., 500 Å-1000 Å).
 The via level dielectric 106 (sometimes referred to as interlevel dielectric—ILD) and trench level dielectric 108 (sometimes referred to as intrametal dielectric—IMD) are formed over etch-stop layer 104. As shown in FIG. 2A, ILD 106 and IMD 108 can be a single layer. In the preferred embodiment, OSG is the material used for ILD 106 and IMD 108. OSG is a low-k material having a dielectric constant in the range of 2.7˜3.0. Alternatively, ILD 106 and IMD 108 may comprise a low-k (<3.5) or an ultra-low-k (<2.7) dielectric. The combined thickness of ILD 106 and IMD 108 may be approximately 9000 Å.
 An etch-stop layer is not necessary between ILD 106 and IMD 108. However, one could be included if desired. Eliminating the etch-stop layer between the ILD 106 and IMD 108 has the advantage of reducing parasitic capacitance.
 Sometimes a capping layer 110 is formed over IMD 108. As an example, oxide capping layer may be deposited using a plasma enhanced tetraethyoxysilane (PETEOS) process. In the preferred embodiment, the thickness of oxide capping layer is approximately 1500 Å. Silicon nitride could also be used as a capping layer. It should be noted that a barc layer is often used under the resist for both via and french pattern. In the preferred embodiment, no hardmask is used.
 Referring to FIG. 2A, vias 112 are etched through the barc and the capping layer 110 (if present), IMD 108, and ILD 106. The via etch-stops on etch-stop layer 104. Vias 112 are formed in areas where connection is desired between two metal interconnect layers. If an additional etch-stop layer was included between IMD 108 and ILD 106, the via etch also etches through this additional etch-stop layer. In the preferred embodiment, the via etch chemistry comprises C5F8, N2 and CO.
 Referring to FIG. 2B, a spin-on barc 114 is coated to fill a portion of via 112. The result is approximately 850 Å of barc over capping layer 110 and a thickness of 4500 Å-7000 Å inside the via 112 (the barc thickness inside the via depends on the via density.). Barc 114 protects the bottom of via 112 during the subsequent trench etch.
 Still referring to FIG. 2B, the trench pattern 120 is formed. Trench pattern 120 exposes the areas where metal interconnect lines of a second or subsequent metal interconnect layer are desired.
 Next, the trench 121 etch is performed to etch IMD 108 as shown in FIG. 2C. In the preferred embodiment, a timed etch is used. If, however, an additional trench etch-stop layer is formed between ILD 106 and IMD 108, an endpoint etch could be used. It should be noted however, that the incorporation of a silicon-nitride etch-stop layer increases the parasitic capacitance between metal interconnect layers.
 The trench etch comprises an etch chemistry of a less-polymerizing fluorocarbon with a more-polymerizing fluorocarbon, nitrogen and argon. A low N2/Ar ratio (<1:3) is used. A less-polymerizing fluorocarbon refers to a C:F ratio of less than 1:3. Examples of less-polymerizing fluorocarbons include CF4, NF3, C2F6, and CXF3X+Y (Y>=0). Examples of more-polymerizing fluorocarbons include C4F8, C5F8, C4F6, CXHYF2X+Z (Z>=0, Y>=0).
 The etch chemistry for the trench etch is critical. One proposed etch for etching OSG is C4F8/N2/Ar. C4F8 is a higher-polymerizing fluorocarbon. A high N2/Ar ratio results in high etch rate. However, when a high N2/Ar ratio is used, oxide ridges 130 form around the vias, as shown in FIG. 3. 10 sccm of C4F8 and a N2/Ar ratio of 300:100 results in an etch rate of approximately 4600 Å/min. Oxide ridges 130 remain even after clean-up and significantly impact reliability. When the subsequently deposited metal barriers are formed, it is difficult to ensure that oxide ridges 130 are completely covered. In addition, oxide ridges may fall into the vias during subsequent processes (e.g., pre-sputter etch), resulting in poor metal barrier coverage.
 A low N2/Ar ratio eliminates the oxide ridges as shown in FIG. 4. Unfortunately, the etch rate also reduces significantly. When 10 sccm of C4F8 is used with a N2/Ar ratio of 50:450, the etch rate reduces to approximately 1350 Å/min. The low etch rate reduces throughput.
 The etch chemistry according to the invention, combines a less-polymerizing fluorocarbon, such as CF4 with a higher-polymerizing fluorocarbon, such as C4F8, and low N2/Ar ratio. The low N2/Ar ratio eliminates the oxide ridges, as shown in FIG. 5. The combined fluorocarbons improve etch rate without increasing oxide ridges or increasing CD bias. A 10 sccm C4F8, N2:Ar=100:300 and 30 sccm CF4 etch chemistry results in no oxide ridges, an etch rate of approximately 3480 Å/min and a CD bias of approximately 0.003 μm.
 Because CF4 is a less-polymerizing fluorocarbon, adding it to the etch chemistry increases the etch rate significantly. However, it does not increase the CD bias or cause the formation of ridges. Thus, the etch rate and ridge formation can be controlled independently. Furthermore, by adjusting the flow rates of the two fluorocarbons, various C:F ratios can be achieved. This is not possible with a single fluorocarbon.
 Referring to FIG. 2D, the resist and barc from trench pattern 120 is removed, for example, by ashing. (If the capping layer is thin (e.g., <500 Å), it can be removed during etch-stop layer etch. However, if the capping layer is >500 Å, it is removed during metal CMP.) Processing then continues with the formation of the second metal interconnect layer 122, as shown in FIG. 2E. (Although referred to as the second metal interconnect layer, layer 122 can be any metal interconnect layer other than the lowest interconnect layer.) Typically, a barrier layer 124, such as tantalum-nitride (TaN) is deposited first. Due to the fact that no oxide pillars are formed, it is fairly easy to form a continuous barrier layer 124 in the trench/via. This advantage also increases the process margin. A purpose of the barrier layer is to prevent diffusion of the subsequently formed metal into the IMD/ILD. Breaks in the barrier layer allow metal diffusion and thus reduce yield and reliability. The invention thus improves both the yield and reliability by preventing the formation of oxide ridges and reducing defects in the via. It also improves trench etch throughput.
 After the barrier layer 124, a copper seed layer is typically formed. This is followed by the formation of the copper interconnect 126 and a top nitride (Si3N4) capping layer 128. The above process can then be repeated to form subsequent metal interconnect layers.
 While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6902870 *||Jun 19, 2002||Jun 7, 2005||Advanced Micro Devices, Inc.||Patterning of dielectric with added layers of materials aside from photoresist for enhanced pattern transfer|
|US7045436 *||Jul 27, 2004||May 16, 2006||Texas Instruments Incorporated||Method to engineer the inverse narrow width effect (INWE) in CMOS technology using shallow trench isolation (STI)|
|US7183195 *||Jul 23, 2003||Feb 27, 2007||Samsung Electronics, Co., Ltd.||Method of fabricating dual damascene interconnections of microelectronic device using hybrid low k-dielectric and carbon-free inorganic filler|
|US7183201 *||Jul 23, 2001||Feb 27, 2007||Applied Materials, Inc.||Selective etching of organosilicate films over silicon oxide stop etch layers|
|US7244672||Mar 9, 2005||Jul 17, 2007||Applied Materials, Inc.||Selective etching of organosilicate films over silicon oxide stop etch layers|
|US7300597 *||Sep 27, 2006||Nov 27, 2007||Applied Materials, Inc.||Selective etch process of a sacrificial light absorbing material (SLAM) over a dielectric material|
|US7309448||Nov 12, 2003||Dec 18, 2007||Applied Materials, Inc.||Selective etch process of a sacrificial light absorbing material (SLAM) over a dielectric material|
|US7749894 *||Jul 6, 2010||Chartered Semiconductor Manufacturing Ltd.||Integrated circuit processing system|
|US7759251 *||Jun 2, 2005||Jul 20, 2010||Tel Epion Corporation||Dual damascene integration structure and method for forming improved dual damascene integration structure|
|US8242009||Jun 3, 2011||Aug 14, 2012||Spire Corporation||Nanophotovoltaic devices|
|US20040106293 *||Feb 27, 2002||Jun 3, 2004||Yoshiki Igarashi||Method for etching organic insulating film and dual damasene process|
|US20040132291 *||Jul 23, 2003||Jul 8, 2004||Samsung Electronics Co., Ltd.||Method of fabricating dual damascene interconnections of microelectronic device using hybrid low k-dielectric and carbon-free inorganic filler|
|US20050029229 *||Nov 12, 2003||Feb 10, 2005||Applied Materials, Inc.||Selective etch process of a sacrificial light absorbing material (SLAM) over a dielectric material|
|US20050255697 *||Mar 9, 2005||Nov 17, 2005||Applied Materials, Inc.||Selective etching of organosilicate films over silicon oxide stop etch layers|
|US20050272265 *||Jun 2, 2005||Dec 8, 2005||Epion Corporation||Dual damascene integration structure and method for forming improved dual damascene integration structure|
|US20060024910 *||Jul 27, 2004||Feb 2, 2006||Amitava Chatterjee||Method to engineer the inverse narrow width effect (INWE) in CMOS technology using shallow trench isolation (STI)|
|US20070020944 *||Sep 27, 2006||Jan 25, 2007||Applied Materials, Inc.||Selective etch process of a sacrificial light absorbing material (slam) over a dielectric material|
|U.S. Classification||438/622, 257/E21.579, 257/E21.257, 257/E21.256, 257/E21.252|
|International Classification||H01L21/768, H01L21/311|
|Cooperative Classification||H01L21/76808, H01L21/31144, H01L21/31138, H01L21/31116|
|European Classification||H01L21/311C2B, H01L21/311D, H01L21/768B2D2|
|Sep 6, 2001||AS||Assignment|
|Feb 28, 2006||FPAY||Fee payment|
Year of fee payment: 4
|Feb 19, 2010||FPAY||Fee payment|
Year of fee payment: 8
|Feb 25, 2014||FPAY||Fee payment|
Year of fee payment: 12