US20020036527A1 - Delay locked loop circuit for synchronizing internal supply clock with reference clock - Google Patents
Delay locked loop circuit for synchronizing internal supply clock with reference clock Download PDFInfo
- Publication number
- US20020036527A1 US20020036527A1 US09/962,546 US96254601A US2002036527A1 US 20020036527 A1 US20020036527 A1 US 20020036527A1 US 96254601 A US96254601 A US 96254601A US 2002036527 A1 US2002036527 A1 US 2002036527A1
- Authority
- US
- United States
- Prior art keywords
- clock
- output terminal
- input terminal
- delay element
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
Definitions
- the present invention relates to a DLL (Delay Locked Loop) circuit for adjusting the delay amount on the basis of the phase comparison result between an internal supply clock and a reference clock to synchronize the internal supply clock with the reference clock.
- DLL Delay Locked Loop
- the DLL circuit adjusts the phase through digital processing, and thus it has an advantage that it has higher resistance to noises occurring in surrounding circuits than the PLL circuit which adjusts the phase in an analog style by using a voltage control oscillator or the like, and it can be easily designed.
- FIG. 1 is a block diagram showing a DLL circuit described in Japanese Laid-open Patent Publication No. Hei-10-270998.
- the conventional DLL circuit 81 comprises phase comparator 82 for comparing the phase of reference clock RCLK with the phase of feedback clock FBCLK and outputting phase comparison result PCOMP, variable delaying portion 83 for increasing/reducing the delay amount of the reference clock RCLK on the basis of control signal CONT and outputting the delay-increased/reduced clock as output clock OCLK, and controller 84 for generating and outputting the control signal CONT on the basis of the phase comparison result PCOMP.
- the output clock OCLK is input to clock supply buffer 85 , and the output of the clock supply buffer 85 is supplied into an internal circuit (not shown) as an internal clock, and also input into the phase comparator 82 as the feedback clock FBCLK.
- FIG. 2A is a circuit diagram showing the phase comparator 82 .
- the phase comparator 82 comprises flip flop (hereinafter referred to as “FF”) 91 , and it reads out the feedback clock FBCLK in synchronism with the rise-up of the reference clock RCLK, and outputs the phase comparison result PCOMP.
- FF flip flop
- the controller 84 judges that the feedback clock FBCLK is under a phase-advanced state with respect to the reference clock RCLK if the phase judgment result PCOMP is equal to logic “1”, and increases the delay amount of a variable delay portion 83 at the next clock time to delay the phase of the output clock OCLK.
- the controller 84 judges that the feedback clock FBCLK is under a phase-delayed state with respect to the reference clock RCLK , and reduces the delay amount of the variable delay portion 83 at the next clock time to advance the phase of the output clock OCLK.
- the DLL circuit 81 can synchronize the phase of the feedback clock FBCLK (this clock is also a clock to be input into an integrated circuit) with the phase of the reference clock RCLK. Under the phase synchronized state, the phase comparison result PCOMP repetitively takes each of logic “1” and logic “0”.
- FIG. 2C is an operation timing chart under the faked synchronized state.
- phase comparison result PCOMP is varied from the logic “1” to the logic “0” (or from the logic “0” to the logic “1”) due to some factor (occurrence of jitter in the reference clock or the like) when the rise-up of the reference clock RCLK is substantially coincident with the falling of the feedback clock FBCLK
- the phase comparison result PCOMP is repetitively and alternately switched between the logic “1” and the logic “0” as shown in FIG. 2C because there is a time delay between the phase comparison operation and the delay amount control operation, so that there occurs a faked synchronized state in which the phase synchronizing operation is stagnant under the state that the reference clock RCLK and the feedback clock FBCLK keep a phase difference of 180 degrees.
- An object of the present invention is to provide a DLL circuit that can prevent occurrence of such a faked synchronization state, and implement a normal synchronization state stably and quickly.
- a DLL circuit comprising: an edge detecting/phase comparing portion for receiving a first clock and a second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, internally generating an original comparison signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and is set to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting the original comparison signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the same direction within a predetermined time, while keeping the output logical level of the phase comparison result signal and outputting the phase comparison result signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the opposite directions within the predetermined time; a variable delay portion for receiving the first clock, delaying the first clock
- a DLL circuit comprising: a frequency multiplier for receiving a first clock and multiplying the frequency of the first clock to generate and output a frequency-multiplied clock; an edge detecting/phase comparing portion for receiving the first clock and the second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, internally generating an original comparison signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and is set to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting the original comparison signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the same direction within a predetermined time, while keeping the output logical level of the phase comparison result signal and then outputting the phase comparison result signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of
- a DLL circuit comprising: an edge detecting/phase comparing portion for receiving a first clock and a second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, outputting a phase comparison result signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting a phase selecting signal whose logical level is inverted every time it is detected that the level of the first clock and the level of the second clock have been varied in the opposite directions within a predetermined time; an input phase selecting circuit portion for receiving the first clock, generating an inverted signal, selecting the first clock and outputting it as a selected clock when the phase selecting signal is set to a predetermined logical level, while selecting an inverted signal of the first clock and then outputting the inverted signal as the selected clock when the phase selection signal
- FIG. 1 is a block diagram showing a conventional DLL circuit
- FIG. 2A is a circuit diagram showing a phase comparator of the conventional DLL circuit
- FIG. 2B is a judgment diagram of phase advance/phase delay
- FIG. 2C is an operation timing chart of a faked synchronized state
- FIG. 3 is a block diagram showing a first embodiment of the present invention
- FIG. 4 is a circuit diagram showing an edge detecting/phase Don comparing portion of the first embodiment according to the present invention.
- FIG. 5 is an operation timing chart of the edge detecting/phase comparing portion of FIG. 4;
- FIG. 6 is a circuit diagram according to another edge detecting/phase comparing portion of the first embodiment according to the present invention.
- FIG. 7 is a block diagram showing a second embodiment according to the present invention.
- FIG. 8A is a waveform diagram before and after synchronization is established, and FIG. 8B is a waveform diagram when a frequency-divider is provided;
- FIG. 9 is a block diagram showing a third embodiment of the present invention.
- FIG. 10 is a circuit diagram showing an edge detecting/phase comparing portion according to the third embodiment of the present invention.
- FIG. 11 is a circuit diagram showing another edge detecting/phase comparing portion of the third embodiment according to the present invention.
- FIG. 3 is a block diagram showing a first embodiment of the present invention.
- DLL circuit 1 receives reference clock RCLK serving as a first clock, and feedback clock FBCLK serving as a second clock, and outputs output clock OCLK.
- the output clock OCLK is input to clock supply buffer 5 , and the output of the clock supply buffer 5 is supplied to an internal circuit (not shown) and also it serves as a feedback clock FBCLK.
- the DLL circuit 1 comprises edge detecting/phase comparing portion 2 , variable delay portion 3 and controller 4 . As in the case of the conventional DLL circuit shown in FIG. 1, the DLL circuit 1 synchronizes the phase between the reference clock RCLK and the feedback clock FBCLK.
- the edge detecting/phase comparing portion 2 receives the reference clock RCLK and the feedback clock FBCLK, and compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock FBCLK every period of the reference clock RCLK to internally generate an original comparison signal that is set to logic “1” (first logical level) when the level variation of the feedback clock FBCLK is prior to the level variation of the reference clock RCLK or set to logic “0” (second logical level) when the level variation of the feedback clock FBCLK is subsequent to the level variation of the reference clock RCLK.
- the original comparison signal is output as a subsequent phase comparison result CMPR.
- the output logical level of the phase comparison result CMPR is kept and continuously output as a subsequent phase comparison result CMPR.
- variable delay portion 3 receives the reference clock RCLK, delays the reference clock RCLK thus input on the basis of a control signal, and outputs it as output clock OCLK.
- the controller 4 outputs a control signal CONT for instructing to increase the delay amount of the variable delay circuit 3 when the phase comparison result CMPR is logic “1”, and also instructing to reduce the delay amount of the variable delay circuit 3 when the phase comparison result CMPR is logic “0”.
- FIG. 4 is a circuit diagram showing the edge detecting/phase comparing portion 2 according to the first embodiment of the present invention.
- the edge detecting/phase comparing portion 2 comprises first delay element 10 for receiving the reference clock RCLK and outputting delayed reference clock DRCLK, second delay element 11 for receiving the feedback clock FBCLK and outputting first delayed feedback clock DFCLK 1 , third delay element 12 for receiving the first delayed feedback clock DFCLK 1 and outputting second delayed feedback clock DFCLK 2 , first FF 13 for receiving the feedback clock FBCLK through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting first comparison signal PCMP 1 from positive side output terminal Q and the inverted signal PCMP 1 B of the first comparison signal PCMP 1 from inversion side output terminal QB, second FF 14 for receiving the first delayed feedback clock DFCLK 1 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting original comparison signal PCMP 0 from positive side output terminal Q, and third FF 15 for receiving the second delayed feedback clock DFCLK 2 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting second comparison signal PCMP 0
- the edge detecting/phase comparing portion 2 comprises first AND circuit 16 that receives the second comparison signal PCMP 2 and the inverted signal PCMP 1 B of the first comparison signal PCMP 1 , second AND circuit 17 that receives the first comparison signal PCMP 1 and the inverted signal PCMP 2 B of the second comparison signal PCMP 2 , set/reset latch (abbreviated as SR latch) 18 that has set input terminal S connected to the output terminal of the second AND gate 17 and reset input terminal R connected to the output terminal of the first AND gate 16 and outputs selection signal SEL from the positive side output terminal, a selector 19 that receives the original comparison signal PCMP 0 and the phase comparison result CMPR, and selects and outputs the original comparison signal PCMP 0 when the selection signal SEL is logic “1”, or selects and outputs the phase comparison result CMPR when the selection signal SEL is logic “0”, and fourth FF 20 that has data input terminal D connected to the output terminal of the selector 19 , receives the delayed reference clock DRCLK through clock input terminal C
- the edge detecting/phase comparing portion 2 the before-and-after relationship of the variation of the reference clock RCLK and the variation of the feedback clock FBCLK is converted to the before-and-after relationship of the variation of the delayed reference clock DRCLK and the variation of the first delayed reference clock DFCLK 1 , and detected in the second FF 14 .
- the second FF 14 corresponds to FF 91 of the conventional circuit of FIG. 2A.
- the original comparison signal PCMP 0 output from the positive side output Q of the second FF 14 is set to logic “1” when the rise-up variation of the feedback clock FBCLK is prior to the rise-up variation of the reference clock RCLK, and it is set to logic “0” when the rise-up variation of the feedback clock FBCLK is subsequent to the rise-up variation of the reference clock RCLK.
- the first FF 13 judges the signal level of the feedback clock FBCLK at the time subsequent to the rise-up variation time of the reference clock RCLK by a delay time D
- the rise-up detection signal RDET corresponding to the output of the second AND circuit 17 is set to logic “1”.
- the phase comparison result CMPR corresponding to the output of the edge detecting/phase comparing portion 2 is set to logic “0” under the phase-delayed state, and also set to logic “1” under the phase-advanced state.
- the delay control is carried out so that the delay amount is increased in the controller 4 and the variable delay portion 3 when the phase advance is increased with respect to the phase under the coincident state, and the delay control is carried out so that the delay amount is reduced in the controller 4 and the variable delay portion 3 when the phase delay is increased with respect to the phase under the coincident state.
- FIG. 5 is an operation timing chart of the edge detecting/phase comparing portion 2 of FIG. 4.
- a 1 to A 3 of FIG. 5 show a case where the original comparison signal PCMP is varied from logic “1” to logic “0” due to some factor when the rise-up of the reference clock RCLK and the falling of the feedback clock FBCLK are substantially coincident with each other under a condition similar to the condition under which the faked synchronization state occurs in the conventional circuit of FIG. 1.
- the original comparison signal PCMP is varied from logic “1” to logic “0” and then varied to logic “1” again.
- the phase comparison result CMPR keeps logic “1”, so that the delay control of increasing the delay amount of the variable delay portion 3 is continued by the controller 4 . Accordingly, occurrence of the faked synchronization state is prevented at A 1 to A 3 .
- B 1 to B 6 of FIG. 5 show the operation in the vicinity of the synchronization state under which the rise-up of the reference clock RCLK and the rise-up of the feedback clock FBCLK are substantially coincident with each other. Since the rise-up detection signal RDET is varied to logic “1” at the timing of B 1 , the variation of the signal of the original comparison signal PCMP 0 is output as the variation of the phase comparison result CMPR from the edge detecting/phase comparing portion 2 .
- phase comparison result CMPR is varied from logic “0” to logic “1” or varied from logic “1” to logic “0” every three clocks as shown at the timing of B 3 to B 6 , and the increase/reduction of the delay amount in the variable delay portion 3 is repeated to thereby keep the synchronization.
- FIG. 6 is a circuit diagram showing another edge detecting/phase comparing portion of the first embodiment according to the present invention.
- Edge detecting/phase comparing portion 2 a comprises first delay element 21 having the input terminal to which the reference clock RCLK is input, second delay element 22 having the input terminal connected to the output terminal of the first delay element 21 , third delay element 23 having the input terminal to which the feedback clock FBCLK is input, first FF 24 having data input terminal D connected to the output terminal of the third delay element 23 , clock input terminal C to which the reference clock RCLK is input, positive side output terminal Q from which a first comparison signal PCMP 1 is output, and inversion side output terminal QB from which the inverted signal PCMP 1 B of the first comparison signal PCMP 1 is output, second FF 25 having data input terminal D connected to the output terminal of the third delay element 23 , clock input terminal C connected to the output terminal of the first delay element 21 and positive side output terminal Q from which the original comparison signal PCMP 0 is output, third FF 26 having data input terminal D connected to the output terminal of the third delay element 23 , clock input terminal C connected to the output terminal of the second delay element 22 , positive
- the delay elements 21 , 22 and 23 of FIG. 6 are assumed to have the same delay time D Since the arrangement connection of the delay elements at the reference clock side and feedback clock side in the edge detecting/phase comparing portion 2 of FIG. 4 is changed in the edge detecting/phase comparing portion 2 a of FIG. 6, the work of the first FF 13 of FIG. 4 is performed by the third FF 26 of FIG. 6, and the work of the third FF 15 of FIG. 4 is performed by the first FF 24 of FIG. 6. The details and effects of the operations other than the above operation are the same as described with reference to FIGS. 4 and 5, and thus the duplicative description thereof is omitted.
- FIG. 7 is a block diagram showing the second embodiment.
- DLL circuit 40 of the second embodiment has frequency-multiplier 41 , edge detecting/phase comparing portion 42 , variable delay portion 43 and controller 44 .
- the frequency-multiplier 41 receives the reference clock RCLK and multiplies the frequency of the reference clock RCLK to generate and output frequency-multiplied clock XCLK.
- the edge detecting/phase comparing portion 42 receives the reference clock RCLK and the feedback clock FBCLK, compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock BCLK every period of the reference clock RCLK, internally generates an original comparison signal that is set to a logic “1” as a first logical level when the variation of the feedback clock FBCLK is prior to the variation of the reference clock RCLK or set to a logic “0” as a second logical level when the variation of the feedback clock FBCLK is subsequent to the variation of the reference clock RCLK, outputs the original comparison signal as a subsequent phase comparison result signal CMPR when it is detected that the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the same direction within a predetermined time T 0 , or keeps the output logical level of the phase comparison result signal RCLK when the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the opposite directions within the predetermined time T
- variable delay portion 43 receives the frequency-multiplied clock XCLK, delays it on the basis of the control signal CONT and then outputs the signal thus delayed as an output clock OCLK.
- the controller 44 outputs a control signal that instructs the variable delay circuit 43 to increase the delay amount when the phase comparison result signal RCLK is set to logic “1” and also to reduce the delay amount when the phase comparison result signal RCLK is set to logic “0”.
- the output clock OCLK is input to the clock supply buffer 45 , the output of the clock supply buffer 45 is supplied to the internal circuit (not shown) and also serves as a feedback clock FBCLK, and the reference clock RCLK and the feedback clock FBCLK are synchronized in phase with each other by the DLL circuit 40 .
- this embodiment is different from the first embodiment in that the frequency of the feedback clock FBCLK which is also supplied to the internal circuit as an internal clock is a high-speed clock obtained by multiplying the frequency of the reference clock RCLK.
- the delay amount required to match the phase can be reduced in the DLL circuit 40 , so that the circuit scale of the variable delay portion can be reduced.
- the output of the clock supply buffer 45 is passed through a frequency-divider to be converted to a frequency-divided feedback clock DIVCLK having the same frequency as the reference clock RCLK and then the frequency-divided feedback clock DIVCLK is input to the edge detecting/phase comparing portion 42 , the same effect of preventing occurrence of the faked phase synchronization state as described above could be achieved.
- the delay amount required to match the phase (Tb in FIG. 8B) is increased, and this is a disadvantage from the viewpoint of the circuit scale of the variable delay portion.
- the edge detecting/phase comparing portion 2 of FIG. 4 or the edge detecting/phase comparing portion 2 a of FIG. 6 can be directly used as a detailed circuit of the edge detecting/phase comparing portion 42 .
- the foregoing DLL circuit 40 is designed so that the frequency-multiplier 41 is disposed at the front stage of the variable delay circuit 43 .
- the frequency-multiplier 41 may be disposed between the variable delay circuit 43 and the clock supply buffer 45 .
- FIG. 9 is a block diagram showing the third embodiment of the present invention.
- DLL circuit 50 comprises an edge detecting/phase comparing portion 51 , input phase selecting portion 52 , variable delay portion 53 and controller 54 .
- the edge detecting/phase comparing portion 51 receives the reference clock RCLK and the feedback clock FBCLK, and compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock FBCLK every period of the reference clock RCLK.
- the edge detecting/phase comparing portion 51 outputs a phase comparison result CMPR that is set to logic “1” (first logical level) when the variation of the feedback clock FBCLK is prior to the variation of the reference clock RCLK and set to logic “0” (second logical level) when the variation of the feedback clock FBCLK is subsequent to the variation of the reference clock RCLK, and phase selecting signal PSEL whose logical level is inverted every time it is detected that the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the opposite directions within a predetermined time T 0 .
- the input phase selecting circuit portion 52 comprises an inverter circuit 56 for receiving the reference clock RCLK and generating the inverted signal thereof, and selector 57 for outputting the reference clock RCLK as selection clock SCLK when the phase selecting signal PSEL is the logic “1” corresponding to a predetermined logical level and outputting the output signal of the inverter circuit 56 as the selection clock SCLK when the phase selecting signal PSEL is the logic “0” corresponding to the inverted level of a predetermined logical level.
- variable delay portion 53 receives the selection clock SCLK and delays the selection clock SCLK on the basis of the control signal CONT, and outputs it as the output clock OCLK.
- the controller 54 outputs a control signal CONT for instructing the variable delay circuit 53 to increase the delay amount when the phase comparison result CMPR is logic “1” (first logical level), and to reduce the delay amount when the phase comparison result CMRP is logic “0” (second logical level).
- the output clock OCLK is input to the clock supply buffer 55 , the output of the clock supply buffer 55 is supplied to the internal circuit (not shown) and also serves as a feedback clock FBCLK, and the reference clock RCLK and the feedback clock FBCLK are synchronized in phase with each other by the DLL circuit 50 .
- this embodiment is different from the first embodiment in that when the falling of the feedback clock FBCLK is detected within a predetermined time period with the rise-up of the reference clock RCLK at the center of the time period, the phase of the reference clock is varied by 180 degrees by the action of the input phase selecting portion 52 . Accordingly, occurrence of the faked phase synchronization state can be prevented, and the shift from the state under which the phase difference is about 180 degrees to the phase synchronized state can be rapidly quickly promoted.
- FIG. 10 is a circuit diagram showing an edge detecting/phase comparing portion 51 of the third embodiment of the present invention.
- the edge detecting/phase comparing portion 51 comprises first delay element 61 for receiving the reference clock RCLK and outputting delayed reference clock DRCLK, second delay element 62 for receiving the feedback clock FBCLK and outputting first delayed feedback clock DFCLK 1 , third delay element 63 for receiving the first delayed feedback clock DFCLK 1 and outputting second delayed feedback clock DFCLK 2 , first FF 64 that receives the feedback clock FBCLK through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputs the inverted signal PCMP 1 B of the first comparison signal PCMP 1 from inversion side output terminal QB, second FF 65 for receiving the first delayed feedback clock DFCLK 1 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputting original comparison signal PCMP 0 from positive side output terminal Q, and third FF 66 for receiving the second delayed feedback clock DFCLK 2 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputting second comparison signal PCMP 2 from positive side output terminal Q.
- the edge detecting/phase comparing portion 51 comprises AND circuit 67 for receiving the inverted signal PCMP 1 B of the first comparison signal PCMP 1 and the second comparison signal PCMP 2 and outputting falling detection signal FDET, toggle type FF (abbreviated as T-FF) 68 for receiving the falling detection signal FDET through input terminal T and outputting phase selecting signal PSEL from positive side output terminal Q, and fourth FF 69 for receiving the original comparison signal PCMP 0 through data input terminal D and the delayed reference signal DRCLK through clock input terminal C and outputting phase comparison result OMPR from positive output terminal Q.
- T-FF toggle type FF
- the delay elements 62 , 63 and 64 are assumed to have the same delay time D.
- FIG. 11 is a circuit diagram showing another edge detecting/phase comparing portion of the third embodiment.
- the edge detecting/phase comparing portion 51 a comprises first delay element 71 for receiving the reference clock RCLK through the input terminal thereof, second delay element 72 having the input terminal connected to the output terminal of the first delay element 71 , third delay element 73 having the input terminal to which the feedback clock FBCLK is input, first FF 74 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C to which the reference clock RCLK is input, and outputs first comparison signal PCMP 1 from positive side output terminal Q, second FF 75 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C connected to the output terminal of the first delay element 71 , and outputs original comparison signal PCMP 0 from positive side output terminal Q, third FF 76 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C connected to the output terminal of the second delay element 72 and outputs the inverted signal PCMP 2 B of the second comparison signal PCMP 2 from inversion side output terminal
- the edge detecting/phase comparing portion 51 a of FIG. 11 since the arrangement connection of the delay elements at the reference clock side and the feedback clock side in the edge detecting/phase comparing portion 51 of FIG. 10 is changed, the work of the first FF 64 of FIG. 10 is carried out by the third FF 76 of FIG. 11, and the work of the third FF 66 of FIG. 10 is carried out by the first FF 74 of FIG. 11.
- the other operations and effects are the same as the embodiment of FIG. 10, and thus the description thereof is omitted.
- the input phase selecting portion 52 is disposed at the front stage of the variable delay circuit 53 , however, it may be disposed between the variable delay circuit 53 and the clock supply buffer 55 .
- the phase synchronizing operation can be prevented from being stagnant due to occurrence of a faked synchronization state, so that a normal synchronization state can be stably and quickly achieved.
- the circuit scale of the variable delay portion can be reduced.
- the phase synchronizing operation in addition to the effect of avoiding occurrence of the faked synchronization state, the phase synchronizing operation can be greatly promoted particularly when the phase difference between the reference clock and the feedback clock is equal to about 180 degrees
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a DLL (Delay Locked Loop) circuit for adjusting the delay amount on the basis of the phase comparison result between an internal supply clock and a reference clock to synchronize the internal supply clock with the reference clock.
- 2. Description of the Prior Art
- Recent, increase in circuit scale of integrated circuits have caused delay of clock signals supplied into the integrated circuits (hereinafter referred to as internal clocks), and as the operating speed of the integrated circuits is increased, the possibility of occurrence of malfunction due to the phase delay of the internal clocks with respect to reference clocks is increased. In such a condition, a PLL (Phase Locked Loop) circuit, a DLL (Delay Locked Loop) circuit have been broadly used to synchronize the reference clocks and the internal clocks in phase. Particularly, the DLL circuit adjusts the phase through digital processing, and thus it has an advantage that it has higher resistance to noises occurring in surrounding circuits than the PLL circuit which adjusts the phase in an analog style by using a voltage control oscillator or the like, and it can be easily designed.
- FIG. 1 is a block diagram showing a DLL circuit described in Japanese Laid-open Patent Publication No. Hei-10-270998.
- The
conventional DLL circuit 81 comprisesphase comparator 82 for comparing the phase of reference clock RCLK with the phase of feedback clock FBCLK and outputting phase comparison result PCOMP,variable delaying portion 83 for increasing/reducing the delay amount of the reference clock RCLK on the basis of control signal CONT and outputting the delay-increased/reduced clock as output clock OCLK, andcontroller 84 for generating and outputting the control signal CONT on the basis of the phase comparison result PCOMP. The output clock OCLK is input toclock supply buffer 85, and the output of theclock supply buffer 85 is supplied into an internal circuit (not shown) as an internal clock, and also input into thephase comparator 82 as the feedback clock FBCLK. - FIG. 2A is a circuit diagram showing the
phase comparator 82. - The
phase comparator 82 comprises flip flop (hereinafter referred to as “FF”) 91, and it reads out the feedback clock FBCLK in synchronism with the rise-up of the reference clock RCLK, and outputs the phase comparison result PCOMP. As shown in a phase-advance/phase-delay judging diagram of FIG. 2B, thecontroller 84 judges that the feedback clock FBCLK is under a phase-advanced state with respect to the reference clock RCLK if the phase judgment result PCOMP is equal to logic “1”, and increases the delay amount of avariable delay portion 83 at the next clock time to delay the phase of the output clock OCLK. Likewise, if the phase judgment result PCOMP is equal to logic “0”, thecontroller 84 judges that the feedback clock FBCLK is under a phase-delayed state with respect to the reference clock RCLK , and reduces the delay amount of thevariable delay portion 83 at the next clock time to advance the phase of the output clock OCLK. By adjusting the phase as described above, theDLL circuit 81 can synchronize the phase of the feedback clock FBCLK (this clock is also a clock to be input into an integrated circuit) with the phase of the reference clock RCLK. Under the phase synchronized state, the phase comparison result PCOMP repetitively takes each of logic “1” and logic “0”. - However, in the conventional DLL circuit described above, there occurs a faked synchronization state in which the phase synchronizing operation is stagnant under the state that the rise-up of the reference clock RCLK is coincident with the falling of the feedback clock FBCLK, and this faked synchronization state may disturb quick shift to a normal phase synchronized state.
- FIG. 2C is an operation timing chart under the faked synchronized state.
- In a case where the phase comparison result PCOMP is varied from the logic “1” to the logic “0” (or from the logic “0” to the logic “1”) due to some factor (occurrence of jitter in the reference clock or the like) when the rise-up of the reference clock RCLK is substantially coincident with the falling of the feedback clock FBCLK, the phase comparison result PCOMP is repetitively and alternately switched between the logic “1” and the logic “0” as shown in FIG. 2C because there is a time delay between the phase comparison operation and the delay amount control operation, so that there occurs a faked synchronized state in which the phase synchronizing operation is stagnant under the state that the reference clock RCLK and the feedback clock FBCLK keep a phase difference of 180 degrees.
- An object of the present invention is to provide a DLL circuit that can prevent occurrence of such a faked synchronization state, and implement a normal synchronization state stably and quickly.
- In according with a first aspect of the present invention is provided a DLL circuit comprising: an edge detecting/phase comparing portion for receiving a first clock and a second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, internally generating an original comparison signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and is set to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting the original comparison signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the same direction within a predetermined time, while keeping the output logical level of the phase comparison result signal and outputting the phase comparison result signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the opposite directions within the predetermined time; a variable delay portion for receiving the first clock, delaying the first clock on the basis of a control signal and outputting the delayed first clock as an output clock; and a controller for outputting the control signal which instructs the variable delay portion to increase the delay amount when the phase comparison result signal is set to the first logical level, and also instructs the variable delay portion to reduce the delay amount when the phase comparison result signal is set to the second logical level.
- In according with a second aspect of the present invention is provided a DLL circuit comprising: a frequency multiplier for receiving a first clock and multiplying the frequency of the first clock to generate and output a frequency-multiplied clock; an edge detecting/phase comparing portion for receiving the first clock and the second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, internally generating an original comparison signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and is set to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting the original comparison signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the same direction within a predetermined time, while keeping the output logical level of the phase comparison result signal and then outputting the phase comparison result signal as a subsequent phase comparison result signal when it is detected that the level of the first clock and the level of the second clock have been varied in the opposite directions within the predetermined time; a variable delay portion for receiving the frequency-multiplied clock, delaying the frequency-multiplied clock on the basis of a control signal and outputting the delayed frequency-multiplied clock as an output clock; and a controller for outputting the control signal which instructs the variable delay portion to increase the delay amount when the phase comparison result signal is set to the first logical level, and also instructs the variable delay portion to reduce the delay amount when the phase comparison result signal is set to the second logical level.
- In according with a third aspect of the present invention is provided a DLL circuit comprising: an edge detecting/phase comparing portion for receiving a first clock and a second clock, comparing the rise-up variations of the first and second clocks or the falling variations thereof every period of the first clock, outputting a phase comparison result signal which is set to a first logical level when the variation of the second clock is prior to the variation of the first clock and to a second logical level when the variation of the second clock is subsequent to the variation of the first clock, and outputting a phase selecting signal whose logical level is inverted every time it is detected that the level of the first clock and the level of the second clock have been varied in the opposite directions within a predetermined time; an input phase selecting circuit portion for receiving the first clock, generating an inverted signal, selecting the first clock and outputting it as a selected clock when the phase selecting signal is set to a predetermined logical level, while selecting an inverted signal of the first clock and then outputting the inverted signal as the selected clock when the phase selection signal has an inverted level of a predetermined logic level; a variable delay portion for receiving the selected clock, delaying the selected clock on the basis of a control signal and outputting the delayed selected clock as an output clock; and a controller for outputting the control signal which instructs the variable delay portion to increase the delay amount when the phase comparison result signal is set to the first logical level, and also instructs the variable delay portion to reduce the delay amount when the phase comparison result signal is set to the second logical level.
- FIG. 1 is a block diagram showing a conventional DLL circuit;
- FIG. 2A is a circuit diagram showing a phase comparator of the conventional DLL circuit; FIG. 2B is a judgment diagram of phase advance/phase delay; and FIG. 2C is an operation timing chart of a faked synchronized state;
- FIG. 3 is a block diagram showing a first embodiment of the present invention;
- FIG. 4 is a circuit diagram showing an edge detecting/phase Don comparing portion of the first embodiment according to the present invention;
- FIG. 5 is an operation timing chart of the edge detecting/phase comparing portion of FIG. 4;
- FIG. 6 is a circuit diagram according to another edge detecting/phase comparing portion of the first embodiment according to the present invention;
- FIG. 7 is a block diagram showing a second embodiment according to the present invention;
- FIG. 8A is a waveform diagram before and after synchronization is established, and FIG. 8B is a waveform diagram when a frequency-divider is provided;
- FIG. 9 is a block diagram showing a third embodiment of the present invention;
- FIG. 10 is a circuit diagram showing an edge detecting/phase comparing portion according to the third embodiment of the present invention; and
- FIG. 11 is a circuit diagram showing another edge detecting/phase comparing portion of the third embodiment according to the present invention.
- Preferred embodiments according to the present invention will be described hereunder with reference to the accompanying drawings.
- FIG. 3 is a block diagram showing a first embodiment of the present invention.
- In FIG. 3,
DLL circuit 1 receives reference clock RCLK serving as a first clock, and feedback clock FBCLK serving as a second clock, and outputs output clock OCLK. The output clock OCLK is input toclock supply buffer 5, and the output of theclock supply buffer 5 is supplied to an internal circuit (not shown) and also it serves as a feedback clock FBCLK. TheDLL circuit 1 comprises edge detecting/phase comparing portion 2,variable delay portion 3 andcontroller 4. As in the case of the conventional DLL circuit shown in FIG. 1, theDLL circuit 1 synchronizes the phase between the reference clock RCLK and the feedback clock FBCLK. - The edge detecting/
phase comparing portion 2 receives the reference clock RCLK and the feedback clock FBCLK, and compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock FBCLK every period of the reference clock RCLK to internally generate an original comparison signal that is set to logic “1” (first logical level) when the level variation of the feedback clock FBCLK is prior to the level variation of the reference clock RCLK or set to logic “0” (second logical level) when the level variation of the feedback clock FBCLK is subsequent to the level variation of the reference clock RCLK. When it is detected that the level of the reference clock RCLK and the level of the feedback clock signal FBCLK are varied in the same direction within a predetermined time T0, the original comparison signal is output as a subsequent phase comparison result CMPR. When it is detected that the level of the reference clock RCLK and the level of the feedback clock signal FBCLK are varied in the opposite directions within the predetermined time T0, the output logical level of the phase comparison result CMPR is kept and continuously output as a subsequent phase comparison result CMPR. - Like the conventional circuit of FIG. 1, the
variable delay portion 3 receives the reference clock RCLK, delays the reference clock RCLK thus input on the basis of a control signal, and outputs it as output clock OCLK. - Like the conventional circuit of FIG. 1, the
controller 4 outputs a control signal CONT for instructing to increase the delay amount of thevariable delay circuit 3 when the phase comparison result CMPR is logic “1”, and also instructing to reduce the delay amount of thevariable delay circuit 3 when the phase comparison result CMPR is logic “0”. - FIG. 4 is a circuit diagram showing the edge detecting/
phase comparing portion 2 according to the first embodiment of the present invention. - The edge detecting/
phase comparing portion 2 comprisesfirst delay element 10 for receiving the reference clock RCLK and outputting delayed reference clock DRCLK,second delay element 11 for receiving the feedback clock FBCLK and outputting first delayedfeedback clock DFCLK 1,third delay element 12 for receiving the first delayedfeedback clock DFCLK 1 and outputting second delayedfeedback clock DFCLK 2,first FF 13 for receiving the feedback clock FBCLK through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting first comparison signal PCMP1 from positive side output terminal Q and the inverted signal PCMP1B of the first comparison signal PCMP1 from inversion side output terminal QB,second FF 14 for receiving the first delayed feedback clock DFCLK1 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting original comparison signal PCMP0 from positive side output terminal Q, andthird FF 15 for receiving the second delayedfeedback clock DFCLK 2 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C, and outputting second comparison signal PCMP2 from positive side output terminal Q and the inverted signal PCMP2B of the second comparison signal PCMP2 from inversion side output terminal QB. - The edge detecting/
phase comparing portion 2 comprises first ANDcircuit 16 that receives the second comparison signal PCMP2 and the inverted signal PCMP1B of the first comparison signal PCMP1, second ANDcircuit 17 that receives the first comparison signal PCMP1 and the inverted signal PCMP2B of the second comparison signal PCMP2, set/reset latch (abbreviated as SR latch) 18 that has set input terminal S connected to the output terminal of the second ANDgate 17 and reset input terminal R connected to the output terminal of the first ANDgate 16 and outputs selection signal SEL from the positive side output terminal, aselector 19 that receives the original comparison signal PCMP0 and the phase comparison result CMPR, and selects and outputs the original comparison signal PCMP0 when the selection signal SEL is logic “1”, or selects and outputs the phase comparison result CMPR when the selection signal SEL is logic “0”, andfourth FF 20 that has data input terminal D connected to the output terminal of theselector 19, receives the delayed reference clock DRCLK through clock input terminal C and outputs phase comparison result CMPR from the positive side output terminal. - In FIG. 4, it is assumed that the
delay elements - In the edge detecting/
phase comparing portion 2, the before-and-after relationship of the variation of the reference clock RCLK and the variation of the feedback clock FBCLK is converted to the before-and-after relationship of the variation of the delayed reference clock DRCLK and the variation of the first delayed reference clock DFCLK1, and detected in thesecond FF 14. Thesecond FF 14 corresponds toFF 91 of the conventional circuit of FIG. 2A. The original comparison signal PCMP0 output from the positive side output Q of thesecond FF 14 is set to logic “1” when the rise-up variation of the feedback clock FBCLK is prior to the rise-up variation of the reference clock RCLK, and it is set to logic “0” when the rise-up variation of the feedback clock FBCLK is subsequent to the rise-up variation of the reference clock RCLK. - The
first FF 13 judges the signal level of the feedback clock FBCLK at the time subsequent to the rise-up variation time of the reference clock RCLK by a delay time D, and thethird FF 15 judges the signal level of the feedback clock FBCLK at the time prior to the rise-up variation time of the reference clock RCLK by a delay time D. Accordingly, when the feedback clock FDCLK is varied so as to fall within a predetermined time T=2D with the rise-up variation of the reference clock RCLK at the center of the predetermined time T, the falling detection signal FDET corresponding to the output of the first ANDcircuit 16 is set to logic “1”. Likewise, when the feedback clock FDCLK is varied so as to rise up within a predetermined time T=2D with the rise-up variation of the reference clock RCLK at the center of the predetermined time T, the rise-up detection signal RDET corresponding to the output of the second ANDcircuit 17 is set to logic “1”. - When the falling detection signal FDET is varied to logic “1” under the state that the rise-up detection signal RDET is set to logic “0”, the
SR latch 18 is reset, and the selection signal SEL is set to logic “0” to select the phase comparison result CMPR, so that the phase comparison result CMPR corresponding to the output of the edge detecting/phase comparing portion 2 continues to keep the logical level that has been output until now. Accordingly, under the state that the rise-up of the reference clock RCLK and the falling of the feedback clock FBCLK are substantially coincident with each other, the output level that has been output until now is kept as the phase comparison result CMPR irrespective of the original comparison signal. Therefore, the one-way delay control is carried out in thecontroller 4 and thevariable delay portion 3, and thus a faked synchronization state can be prevented from occurring. - On the other hand, when the rise-up detection signal RDET is varied to logic “1” under the state that the falling detection signal FDET is set to logic “0”, the
SR latch 18 is set, and the selection signal SEL is set to logic “1” to select the original comparison signal PCMP0. Therefore, according to the comparison result of thesecond FF 14, the phase comparison result CMPR corresponding to the output of the edge detecting/phase comparing portion 2 is set to logic “0” under the phase-delayed state, and also set to logic “1” under the phase-advanced state. Accordingly, under the state that the rise-up of the reference clock RCLK and the rise-up of the feedback clock FBCK are substantially coincident with each other (hereinafter referred to as “coincident state”), the delay control is carried out so that the delay amount is increased in thecontroller 4 and thevariable delay portion 3 when the phase advance is increased with respect to the phase under the coincident state, and the delay control is carried out so that the delay amount is reduced in thecontroller 4 and thevariable delay portion 3 when the phase delay is increased with respect to the phase under the coincident state. - FIG. 5 is an operation timing chart of the edge detecting/
phase comparing portion 2 of FIG. 4. - A1 to A3 of FIG. 5 show a case where the original comparison signal PCMP is varied from logic “1” to logic “0” due to some factor when the rise-up of the reference clock RCLK and the falling of the feedback clock FBCLK are substantially coincident with each other under a condition similar to the condition under which the faked synchronization state occurs in the conventional circuit of FIG. 1. The original comparison signal PCMP is varied from logic “1” to logic “0” and then varied to logic “1” again. However, since the falling detection signal FDET is varied to logic “1” at the timing of A1, the phase comparison result CMPR keeps logic “1”, so that the delay control of increasing the delay amount of the
variable delay portion 3 is continued by thecontroller 4. Accordingly, occurrence of the faked synchronization state is prevented at A1 to A3. - B1 to B6 of FIG. 5 show the operation in the vicinity of the synchronization state under which the rise-up of the reference clock RCLK and the rise-up of the feedback clock FBCLK are substantially coincident with each other. Since the rise-up detection signal RDET is varied to logic “1” at the timing of B1, the variation of the signal of the original comparison signal PCMP0 is output as the variation of the phase comparison result CMPR from the edge detecting/
phase comparing portion 2. Under the phase synchronized state, the phase comparison result CMPR is varied from logic “0” to logic “1” or varied from logic “1” to logic “0” every three clocks as shown at the timing of B3 to B6, and the increase/reduction of the delay amount in thevariable delay portion 3 is repeated to thereby keep the synchronization. - FIG. 6 is a circuit diagram showing another edge detecting/phase comparing portion of the first embodiment according to the present invention.
- Edge detecting/phase comparing portion2 a comprises first delay element 21 having the input terminal to which the reference clock RCLK is input, second delay element 22 having the input terminal connected to the output terminal of the first delay element 21, third delay element 23 having the input terminal to which the feedback clock FBCLK is input, first FF 24 having data input terminal D connected to the output terminal of the third delay element 23, clock input terminal C to which the reference clock RCLK is input, positive side output terminal Q from which a first comparison signal PCMP1 is output, and inversion side output terminal QB from which the inverted signal PCMP1B of the first comparison signal PCMP1 is output, second FF 25 having data input terminal D connected to the output terminal of the third delay element 23, clock input terminal C connected to the output terminal of the first delay element 21 and positive side output terminal Q from which the original comparison signal PCMP0 is output, third FF 26 having data input terminal D connected to the output terminal of the third delay element 23, clock input terminal C connected to the output terminal of the second delay element 22, positive side output terminal Q from which second comparison signal PCMP2 is output, and inversion side output terminal QB from which the inverted signal PCMP2B of the second comparison signal PCMP2 is output, first AND circuit 27 that receives the second comparison signal PCMP2 and the inverted signal PCMP1B of the first comparison signal PCMP1 and outputs a rise-up detection signal RDET, second AND circuit 28 that receives the first comparison signal PCMP1 and the inverted signal PCMP2B of the second comparison signal PCMP2 and outputs falling detection signal FDET, SR latch 29 having set input terminal S connected to the output terminal of the first AND gate 27, reset input terminal R connected to the output terminal of the second AND gate 28 and positive side output terminal from which selection signal SEL is output, selector 30 that receives the original comparison signal PCMP0 and the phase comparison result CMPR, and selects/outputs the original comparison signal PCMP0 when the selection signal SEL is set to logic “1” and selects/outputs the phase comparison result CMPR when the selection signal SEL is set to logic “0”, and fourth FF 31 having data input terminal D connected to the output terminal of the selector 30, clock input terminal C connected to the output terminal of the second delay element 22 and positive side output terminal from which the phase comparison result CMPR is output. The
delay elements phase comparing portion 2 of FIG. 4 is changed in the edge detecting/phase comparing portion 2a of FIG. 6, the work of thefirst FF 13 of FIG. 4 is performed by thethird FF 26 of FIG. 6, and the work of thethird FF 15 of FIG. 4 is performed by thefirst FF 24 of FIG. 6. The details and effects of the operations other than the above operation are the same as described with reference to FIGS. 4 and 5, and thus the duplicative description thereof is omitted. - Next, a second embodiment according to the present invention will be described. FIG. 7 is a block diagram showing the second embodiment.
DLL circuit 40 of the second embodiment has frequency-multiplier 41, edge detecting/phase comparing portion 42,variable delay portion 43 and controller 44. - The frequency-
multiplier 41 receives the reference clock RCLK and multiplies the frequency of the reference clock RCLK to generate and output frequency-multiplied clock XCLK. - The edge detecting/
phase comparing portion 42 receives the reference clock RCLK and the feedback clock FBCLK, compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock BCLK every period of the reference clock RCLK, internally generates an original comparison signal that is set to a logic “1” as a first logical level when the variation of the feedback clock FBCLK is prior to the variation of the reference clock RCLK or set to a logic “0” as a second logical level when the variation of the feedback clock FBCLK is subsequent to the variation of the reference clock RCLK, outputs the original comparison signal as a subsequent phase comparison result signal CMPR when it is detected that the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the same direction within a predetermined time T0, or keeps the output logical level of the phase comparison result signal RCLK when the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the opposite directions within the predetermined time T0 and outputs the phase comparison result signal RCLK as a subsequent phase comparison result signal CMPR. - The
variable delay portion 43 receives the frequency-multiplied clock XCLK, delays it on the basis of the control signal CONT and then outputs the signal thus delayed as an output clock OCLK. - The controller44 outputs a control signal that instructs the
variable delay circuit 43 to increase the delay amount when the phase comparison result signal RCLK is set to logic “1” and also to reduce the delay amount when the phase comparison result signal RCLK is set to logic “0”. - As in the case of the first embodiment, the output clock OCLK is input to the
clock supply buffer 45, the output of theclock supply buffer 45 is supplied to the internal circuit (not shown) and also serves as a feedback clock FBCLK, and the reference clock RCLK and the feedback clock FBCLK are synchronized in phase with each other by theDLL circuit 40. However, this embodiment is different from the first embodiment in that the frequency of the feedback clock FBCLK which is also supplied to the internal circuit as an internal clock is a high-speed clock obtained by multiplying the frequency of the reference clock RCLK. - In the
DLL circuit 40, occurrence of the faked synchronization state in which the phase synchronizing operation is stagnant while the rise-up of the reference clock RCLK and the falling of the feedback clock FBCLK are substantially coincident with each other can be prevented by the action of the edge detecting/phase comparing portion 42. - As shown in the waveform diagram of FIG. 8A before and after the synchronization, the delay amount required to match the phase (Ta in FIG. 8A) can be reduced in the
DLL circuit 40, so that the circuit scale of the variable delay portion can be reduced. On the other hand, even if the output of theclock supply buffer 45 is passed through a frequency-divider to be converted to a frequency-divided feedback clock DIVCLK having the same frequency as the reference clock RCLK and then the frequency-divided feedback clock DIVCLK is input to the edge detecting/phase comparing portion 42, the same effect of preventing occurrence of the faked phase synchronization state as described above could be achieved. However, as shown in FIG. 8B, the delay amount required to match the phase (Tb in FIG. 8B) is increased, and this is a disadvantage from the viewpoint of the circuit scale of the variable delay portion. - The edge detecting/
phase comparing portion 2 of FIG. 4 or the edge detecting/phase comparing portion 2 a of FIG. 6 can be directly used as a detailed circuit of the edge detecting/phase comparing portion 42. - The foregoing
DLL circuit 40 is designed so that the frequency-multiplier 41 is disposed at the front stage of thevariable delay circuit 43. However, the frequency-multiplier 41 may be disposed between thevariable delay circuit 43 and theclock supply buffer 45. - Next, a third embodiment according to the present invention will be described. FIG. 9 is a block diagram showing the third embodiment of the present invention. In the third embodiment,
DLL circuit 50 comprises an edge detecting/phase comparing portion 51, inputphase selecting portion 52,variable delay portion 53 andcontroller 54. - The edge detecting/
phase comparing portion 51 receives the reference clock RCLK and the feedback clock FBCLK, and compares the rise-up variations or falling variations of the reference clock RCLK and the feedback clock FBCLK every period of the reference clock RCLK. Further, the edge detecting/phase comparing portion 51 outputs a phase comparison result CMPR that is set to logic “1” (first logical level) when the variation of the feedback clock FBCLK is prior to the variation of the reference clock RCLK and set to logic “0” (second logical level) when the variation of the feedback clock FBCLK is subsequent to the variation of the reference clock RCLK, and phase selecting signal PSEL whose logical level is inverted every time it is detected that the level of the reference clock RCLK and the level of the feedback clock FBCLK are varied in the opposite directions within a predetermined time T0. - The input phase selecting
circuit portion 52 comprises aninverter circuit 56 for receiving the reference clock RCLK and generating the inverted signal thereof, andselector 57 for outputting the reference clock RCLK as selection clock SCLK when the phase selecting signal PSEL is the logic “1” corresponding to a predetermined logical level and outputting the output signal of theinverter circuit 56 as the selection clock SCLK when the phase selecting signal PSEL is the logic “0” corresponding to the inverted level of a predetermined logical level. - The
variable delay portion 53 receives the selection clock SCLK and delays the selection clock SCLK on the basis of the control signal CONT, and outputs it as the output clock OCLK. - The
controller 54 outputs a control signal CONT for instructing thevariable delay circuit 53 to increase the delay amount when the phase comparison result CMPR is logic “1” (first logical level), and to reduce the delay amount when the phase comparison result CMRP is logic “0” (second logical level). - As in the case of the first embodiment of FIG. 3, the output clock OCLK is input to the
clock supply buffer 55, the output of theclock supply buffer 55 is supplied to the internal circuit (not shown) and also serves as a feedback clock FBCLK, and the reference clock RCLK and the feedback clock FBCLK are synchronized in phase with each other by theDLL circuit 50. However, this embodiment is different from the first embodiment in that when the falling of the feedback clock FBCLK is detected within a predetermined time period with the rise-up of the reference clock RCLK at the center of the time period, the phase of the reference clock is varied by 180 degrees by the action of the inputphase selecting portion 52. Accordingly, occurrence of the faked phase synchronization state can be prevented, and the shift from the state under which the phase difference is about 180 degrees to the phase synchronized state can be rapidly quickly promoted. - FIG. 10 is a circuit diagram showing an edge detecting/
phase comparing portion 51 of the third embodiment of the present invention. - The edge detecting/
phase comparing portion 51 comprisesfirst delay element 61 for receiving the reference clock RCLK and outputting delayed reference clock DRCLK,second delay element 62 for receiving the feedback clock FBCLK and outputting first delayed feedback clock DFCLK1,third delay element 63 for receiving the first delayed feedback clock DFCLK1 and outputting second delayed feedback clock DFCLK2,first FF 64 that receives the feedback clock FBCLK through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputs the inverted signal PCMP1B of the first comparison signal PCMP1 from inversion side output terminal QB,second FF 65 for receiving the first delayed feedback clock DFCLK1 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputting original comparison signal PCMP0 from positive side output terminal Q, andthird FF 66 for receiving the second delayed feedback clock DFCLK2 through data input terminal D and the delayed reference clock DRCLK through clock input terminal C and outputting second comparison signal PCMP2 from positive side output terminal Q. - Further, the edge detecting/
phase comparing portion 51 comprises ANDcircuit 67 for receiving the inverted signal PCMP1B of the first comparison signal PCMP1 and the second comparison signal PCMP2 and outputting falling detection signal FDET, toggle type FF (abbreviated as T-FF) 68 for receiving the falling detection signal FDET through input terminal T and outputting phase selecting signal PSEL from positive side output terminal Q, andfourth FF 69 for receiving the original comparison signal PCMP0 through data input terminal D and the delayed reference signal DRCLK through clock input terminal C and outputting phase comparison result OMPR from positive output terminal Q. - In FIG. 10, the
delay elements - In the edge detecting/
phase comparing portion 51, when the falling of the feedback clock FBCLK exists within a predetermined time T0=2D containing the rise-up of the reference clock RCLK at the center thereof, the falling detection signal FDET is set to logic “1”, and the phase selecting signal PSEL which is the output of T-FF 68 inverts its logical level. As a result, the different input from the input being selected as the output until now is output as a selection clock SCLK from the inputphase selecting portion 52. - FIG. 11 is a circuit diagram showing another edge detecting/phase comparing portion of the third embodiment.
- The edge detecting/phase comparing portion51 a comprises first delay element 71 for receiving the reference clock RCLK through the input terminal thereof, second delay element 72 having the input terminal connected to the output terminal of the first delay element 71, third delay element 73 having the input terminal to which the feedback clock FBCLK is input, first FF 74 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C to which the reference clock RCLK is input, and outputs first comparison signal PCMP1 from positive side output terminal Q, second FF 75 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C connected to the output terminal of the first delay element 71, and outputs original comparison signal PCMP0 from positive side output terminal Q, third FF 76 that has data input terminal D connected to the output terminal of the third delay element 73 and clock input terminal C connected to the output terminal of the second delay element 72 and outputs the inverted signal PCMP2B of the second comparison signal PCMP2 from inversion side output terminal QB, AND circuit 77 that receives the first comparison signal PCMP1 and the inverted signal PCMP2B of the second comparison signal PCMP2 and outputs falling detection signal FDET, T-FF 78 that has input terminal T to which the falling detection signal FDET is input, and outputs phase selecting signal PSEL from positive side output terminal Q, and fourth FF 79 that has data input terminal D to which the original comparison signal PCMP0 is input and clock input terminal C connected to the output terminal of the second delay element 72, and outputs phase comparison result OMPR from positive side output terminal Q.
- In the edge detecting/
phase comparing portion 51 a of FIG. 11, since the arrangement connection of the delay elements at the reference clock side and the feedback clock side in the edge detecting/phase comparing portion 51 of FIG. 10 is changed, the work of thefirst FF 64 of FIG. 10 is carried out by thethird FF 76 of FIG. 11, and the work of thethird FF 66 of FIG. 10 is carried out by thefirst FF 74 of FIG. 11. The other operations and effects are the same as the embodiment of FIG. 10, and thus the description thereof is omitted. - In the
DLL circuit 50 of FIG. 9, the inputphase selecting portion 52 is disposed at the front stage of thevariable delay circuit 53, however, it may be disposed between thevariable delay circuit 53 and theclock supply buffer 55. - As described above, by applying the present invention, even when the rise-up of the reference clock RCLK and the falling of the feedback clock FBCLK are substantially incident with each other, the phase synchronizing operation can be prevented from being stagnant due to occurrence of a faked synchronization state, so that a normal synchronization state can be stably and quickly achieved.
- Further, according to the second embodiment of the present invention, in addition to the effect of stabilizing the phase synchronization with the frequency-multiplied clock and quickly implementing the normal synchronization state, the circuit scale of the variable delay portion can be reduced.
- According to the third embodiment of the present invention, in addition to the effect of avoiding occurrence of the faked synchronization state, the phase synchronizing operation can be greatly promoted particularly when the phase difference between the reference clock and the feedback clock is equal to about 180 degrees
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000291737A JP3404369B2 (en) | 2000-09-26 | 2000-09-26 | DLL circuit |
JP2000-291737 | 2000-09-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020036527A1 true US20020036527A1 (en) | 2002-03-28 |
US6404248B1 US6404248B1 (en) | 2002-06-11 |
Family
ID=18774774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/962,546 Expired - Lifetime US6404248B1 (en) | 2000-09-26 | 2001-09-24 | Delay locked loop circuit for synchronizing internal supply clock with reference clock |
Country Status (2)
Country | Link |
---|---|
US (1) | US6404248B1 (en) |
JP (1) | JP3404369B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050262373A1 (en) * | 2004-05-18 | 2005-11-24 | Kim Kang Y | DLL phase detection using advanced phase equal |
US20060044931A1 (en) * | 2004-08-31 | 2006-03-02 | Kang Yong Kim | Delay-locked loop having a pre-shift phase detector |
WO2007136977A2 (en) * | 2006-05-19 | 2007-11-29 | Transwitch Corporation | Methods and apparatus for testing delay locked loops and clock skew |
US20090278580A1 (en) * | 2008-05-09 | 2009-11-12 | Kim Kwan Dong | Clock control circuit and a semiconductor memory apparatus having the same |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE60123223D1 (en) * | 2001-06-28 | 2006-11-02 | St Microelectronics Srl | Improved delay locked loop |
US6876239B2 (en) * | 2001-07-11 | 2005-04-05 | Micron Technology, Inc. | Delay locked loop “ACTIVE command” reactor |
US6930524B2 (en) * | 2001-10-09 | 2005-08-16 | Micron Technology, Inc. | Dual-phase delay-locked loop circuit and method |
US6759911B2 (en) | 2001-11-19 | 2004-07-06 | Mcron Technology, Inc. | Delay-locked loop circuit and method using a ring oscillator and counter-based delay |
JP2003188720A (en) * | 2001-12-21 | 2003-07-04 | Mitsubishi Electric Corp | Pll circuit |
US6653875B2 (en) * | 2002-03-11 | 2003-11-25 | Infineon Technologies Ag | Method and apparatus for a delay lock loop |
US6621316B1 (en) | 2002-06-20 | 2003-09-16 | Micron Technology, Inc. | Synchronous mirror delay (SMD) circuit and method including a counter and reduced size bi-directional delay line |
US7839178B2 (en) * | 2002-08-20 | 2010-11-23 | Seagate Technology Llc | High speed digital phase/frequency comparator for phase locked loops |
US6727740B2 (en) * | 2002-08-29 | 2004-04-27 | Micron Technology, Inc. | Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals |
US7043654B2 (en) * | 2002-12-31 | 2006-05-09 | Intel Corporation | Selecting a first clock signal based on a comparison between a selected first clock signal and a second clock signal |
KR100532415B1 (en) * | 2003-01-10 | 2005-12-02 | 삼성전자주식회사 | Locked loop circuit capable of blocking abrupt jitter information and abrupt jitter information blocking method thereof |
US6836153B2 (en) * | 2003-02-04 | 2004-12-28 | Cray, Inc. | Systems and methods for phase detector circuit with reduced offset |
KR100564566B1 (en) * | 2003-04-14 | 2006-03-29 | 삼성전자주식회사 | Delay locked loop capable of receiving external clock signal directly |
US6937076B2 (en) * | 2003-06-11 | 2005-08-30 | Micron Technology, Inc. | Clock synchronizing apparatus and method using frequency dependent variable delay |
JPWO2005050844A1 (en) * | 2003-11-20 | 2007-06-14 | 株式会社アドバンテスト | Variable delay circuit |
KR100553833B1 (en) * | 2003-12-24 | 2006-02-24 | 삼성전자주식회사 | Circuits and Method for Controlling Inversion of Delay Locked Loop, Delay Locked Loop and Synchronous Semiconductor Memory Apparatus |
US7190197B1 (en) * | 2004-09-24 | 2007-03-13 | Cirrus Logic, Inc. | Clock phase detector for noise management |
US7130226B2 (en) * | 2005-02-09 | 2006-10-31 | Micron Technology, Inc. | Clock generating circuit with multiple modes of operation |
US7274313B2 (en) * | 2005-05-13 | 2007-09-25 | Texas Instruments Incorporated | High speed data recording with input duty cycle distortion |
US7821301B2 (en) * | 2006-01-11 | 2010-10-26 | International Business Machines Corporation | Method and apparatus for measuring and compensating for static phase error in phase locked loops |
KR100800147B1 (en) * | 2006-06-29 | 2008-02-01 | 주식회사 하이닉스반도체 | Circuit for controlling data output |
JP4866763B2 (en) * | 2007-03-08 | 2012-02-01 | エルピーダメモリ株式会社 | Phase comparison circuit |
KR100937716B1 (en) | 2007-04-30 | 2010-01-20 | 고려대학교 산학협력단 | Apparatus and method for DLL-based frequency multiplier |
JP4434253B2 (en) | 2007-10-16 | 2010-03-17 | ソニー株式会社 | Clock signal generation circuit, display panel module, imaging device, and electronic apparatus |
JP5448324B2 (en) * | 2007-10-23 | 2014-03-19 | ピーエスフォー ルクスコ エスエイアールエル | DLL circuit, semiconductor device including the same, and data processing system |
JP2009141570A (en) | 2007-12-05 | 2009-06-25 | Sony Corp | Clock signal generation circuit, display panel module, imaging device and electronic apparatus |
JP2009141569A (en) * | 2007-12-05 | 2009-06-25 | Sony Corp | Clock signal generation circuit, display panel module, imaging device and electronic apparatus |
US7622969B2 (en) * | 2007-12-18 | 2009-11-24 | Micron Technology, Inc. | Methods, devices, and systems for a delay locked loop having a frequency divided feedback clock |
JP4553062B2 (en) * | 2009-11-09 | 2010-09-29 | 富士通株式会社 | Delay lock loop circuit |
US8058902B1 (en) * | 2010-06-11 | 2011-11-15 | Texas Instruments Incorporated | Circuit for aligning input signals |
KR20130002671A (en) * | 2011-06-29 | 2013-01-08 | 에스케이하이닉스 주식회사 | Semiconductor device |
US8959380B2 (en) | 2012-05-09 | 2015-02-17 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Dynamically optimizing bus frequency of an inter-integrated circuit (‘I2C’) bus |
KR20180000199A (en) * | 2016-06-22 | 2018-01-02 | 에스케이하이닉스 주식회사 | Interface circuit for compensating cross talk, semiconductor apparatus and system including the same |
DE102016116426B4 (en) * | 2016-09-02 | 2018-05-09 | Infineon Technologies Ag | Method for processing a single-edge nibble transmission signal, data receiving device and data transmission device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60165830A (en) * | 1984-02-08 | 1985-08-29 | Mitsubishi Electric Corp | Phase locked loop device |
JPH01213028A (en) | 1988-02-22 | 1989-08-25 | Nec Corp | Digital phase control circuit |
JP2704103B2 (en) * | 1993-11-09 | 1998-01-26 | 日本電気エンジニアリング株式会社 | Phase comparison circuit |
JP2771464B2 (en) * | 1994-09-29 | 1998-07-02 | 日本電気アイシーマイコンシステム株式会社 | Digital PLL circuit |
JPH0983354A (en) | 1995-09-08 | 1997-03-28 | Meidensha Corp | Dpll circuit |
JPH09130237A (en) * | 1995-10-26 | 1997-05-16 | Hitachi Ltd | Pll circuit and transfer data signal processor |
JP2954070B2 (en) | 1997-03-26 | 1999-09-27 | 日本電気アイシーマイコンシステム株式会社 | Digital PLL circuit |
JP3240954B2 (en) * | 1997-04-15 | 2001-12-25 | 松下電器産業株式会社 | Phase comparator |
JP3011138B2 (en) | 1997-06-20 | 2000-02-21 | 日本電気株式会社 | Delay locked loop circuit |
JP3094976B2 (en) * | 1997-11-19 | 2000-10-03 | 日本電気株式会社 | Synchronous circuit |
JPH11205102A (en) | 1998-01-13 | 1999-07-30 | Mitsubishi Electric Corp | Delay synchronization circuit |
KR100305646B1 (en) | 1998-05-29 | 2001-11-30 | 박종섭 | Clock correcting circuit |
-
2000
- 2000-09-26 JP JP2000291737A patent/JP3404369B2/en not_active Expired - Fee Related
-
2001
- 2001-09-24 US US09/962,546 patent/US6404248B1/en not_active Expired - Lifetime
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050262373A1 (en) * | 2004-05-18 | 2005-11-24 | Kim Kang Y | DLL phase detection using advanced phase equal |
WO2005117265A1 (en) * | 2004-05-18 | 2005-12-08 | Micron Technology, Inc. | Dll phase detection using advanced phase equalisation |
US8595537B2 (en) | 2004-05-18 | 2013-11-26 | Micron Technology, Inc. | DLL phase detection using advanced phase equalization |
US8271823B2 (en) | 2004-05-18 | 2012-09-18 | Micron Technology, Inc. | DLL phase detection using advanced phase equalization |
KR101144519B1 (en) | 2004-05-18 | 2012-05-14 | 미크론 테크놀로지,인코포레이티드 | DLL Phase Detection Using Advanced Phase Equalisation |
US7421606B2 (en) | 2004-05-18 | 2008-09-02 | Micron Technology, Inc. | DLL phase detection using advanced phase equalization |
US7327173B2 (en) | 2004-08-31 | 2008-02-05 | Micron Technology, Inc. | Delay-locked loop having a pre-shift phase detector |
US7239575B2 (en) | 2004-08-31 | 2007-07-03 | Micron Technology, Inc. | Delay-locked loop having a pre-shift phase detector |
US7088156B2 (en) | 2004-08-31 | 2006-08-08 | Micron Technology, Inc. | Delay-locked loop having a pre-shift phase detector |
US20060126425A1 (en) * | 2004-08-31 | 2006-06-15 | Kim Kang Y | Delay-locked loop having a pre-shift phase detector |
US20060120208A1 (en) * | 2004-08-31 | 2006-06-08 | Kim Kang Y | Delay-locked loop having a pre-shift phase detector |
US20060044931A1 (en) * | 2004-08-31 | 2006-03-02 | Kang Yong Kim | Delay-locked loop having a pre-shift phase detector |
WO2007136977A2 (en) * | 2006-05-19 | 2007-11-29 | Transwitch Corporation | Methods and apparatus for testing delay locked loops and clock skew |
WO2007136977A3 (en) * | 2006-05-19 | 2008-07-17 | Transwitch Corp | Methods and apparatus for testing delay locked loops and clock skew |
US20080246461A1 (en) * | 2006-05-19 | 2008-10-09 | Abuhamdeh Zahi S | Methods and Apparatus for Testing Delay Locked Loops and Clock Skew |
US7714565B2 (en) | 2006-05-19 | 2010-05-11 | Transwitch Corporation | Methods and apparatus for testing delay locked loops and clock skew |
US20090278580A1 (en) * | 2008-05-09 | 2009-11-12 | Kim Kwan Dong | Clock control circuit and a semiconductor memory apparatus having the same |
US7944260B2 (en) * | 2008-05-09 | 2011-05-17 | Hynix Semiconductor Inc. | Clock control circuit and a semiconductor memory apparatus having the same |
TWI469156B (en) * | 2008-05-09 | 2015-01-11 | Hynix Semiconductor Inc | Clock control circuit and a semiconductor memory apparatus having the same |
Also Published As
Publication number | Publication date |
---|---|
JP2002100982A (en) | 2002-04-05 |
JP3404369B2 (en) | 2003-05-06 |
US6404248B1 (en) | 2002-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6404248B1 (en) | Delay locked loop circuit for synchronizing internal supply clock with reference clock | |
US6285172B1 (en) | Digital phase-locked loop circuit with reduced phase jitter frequency | |
US7184509B2 (en) | Delay locked loop circuit for internally correcting duty cycle and duty cycle correction method thereof | |
US6683478B2 (en) | Apparatus for ensuring correct start-up and phase locking of delay locked loop | |
US6119242A (en) | Synchronous clock generator including a false lock detector | |
US7388415B2 (en) | Delay locked loop with a function for implementing locking operation periodically during power down mode and locking operation method of the same | |
US20040217789A1 (en) | Delay locked loop device | |
US6625242B1 (en) | Delay locked loops and methods that shift the phase of a delayed clock signal based on a reference phase value | |
US6239627B1 (en) | Clock multiplier using nonoverlapping clock pulses for waveform generation | |
KR101950320B1 (en) | Phase detection circuit and synchronization circuit using the same | |
JP2004104522A (en) | Clock reproducing device, and electronic apparatus using the same | |
KR20090074412A (en) | Circuit of dividing the frequency and phase locked loop using the same | |
KR100973222B1 (en) | Delay-locked loop for controlling timing | |
JP3121583B2 (en) | Signal supply circuit for clock | |
US7605624B2 (en) | Delay locked loop (DLL) circuit for generating clock signal for memory device | |
US6967536B2 (en) | Phase-locked loop circuit reducing steady state phase error | |
KR100854457B1 (en) | Delay locked loop | |
KR100715154B1 (en) | Phase locked loop with high locking speed and clock locking method using the same | |
US6573698B2 (en) | Clock synchronizing method and circuit varying a phase of a synchronous clock in one direction or the other according to a phase difference of the synchronous clock from a reference clock | |
JP3854065B2 (en) | Phase compensation clock synchronization circuit | |
JP3786540B2 (en) | Timing control circuit device | |
KR20080002590A (en) | Delay locked loop circuit | |
JP2005339001A (en) | Phase synchronization circuit | |
JP7113788B2 (en) | Phase lock circuit | |
JP2006074580A (en) | Dll circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YONEDA, SATOSHI;REEL/FRAME:012210/0360 Effective date: 20010917 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025486/0592 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |