Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020036532 A1
Publication typeApplication
Application numberUS 09/575,585
Publication dateMar 28, 2002
Filing dateMay 22, 2000
Priority dateMay 22, 2000
Also published asUS6359486
Publication number09575585, 575585, US 2002/0036532 A1, US 2002/036532 A1, US 20020036532 A1, US 20020036532A1, US 2002036532 A1, US 2002036532A1, US-A1-20020036532, US-A1-2002036532, US2002/0036532A1, US2002/036532A1, US20020036532 A1, US20020036532A1, US2002036532 A1, US2002036532A1
InventorsDao-Long Chen
Original AssigneeDao-Long Chen
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Modified phase interpolator and method to use same in high-speed,low power applications
US 20020036532 A1
Abstract
A phase interpolator which includes cross-coupled switches and is configured to receive a plurality of input clock phases and generate a new output clock phase based on the input clock phases which are selected by the cross-coupled switches. The cross-coupled switches are controlled by selection inputs. The phase interpolator may be configured to receive four clock phases, but preferably is configured to receive eight clock phases. Preferably, the phase interpolator includes eight cross-coupled switches, such as two sets of four cross-coupled switches. Preferably, each set of switches is controlled by a different selection input. Hence, a first selection input controls one set of four cross-coupled switches, and a second selection input controls the other set of four cross-coupled switches. Preferably, each pair of switches—wherein each pair includes a switch from each set—is configured to receive the same clock phase. Specifically, each pair may be configured to receive a given, pre-determined clock phase (if the phase interpolator is configured to receive four clock phases), or a selector device such as a multiplexer can be connected to each pair of switches such that a clock phase can be selected from a plurality of clock phases (such as where the phase interpolator is configured to receive eight clock phases). The phase interpolator may be configured for analog or digital control.
Images(9)
Previous page
Next page
Claims(23)
What is claimed is:
1. A phase interpolator that receives input clock phases and generates an output clock phase, said phase interpolator comprising a plurality of cross-coupled switches which are configured to receive said input clock phases, said cross-coupled switches configured controlled by selection inputs to select which input clock phases are used by the phase interpolator to generate the output clock phase.
2. The phase interpolator as recited in claim 1, wherein said phase interpolator is configured to receive four input clock phases.
3. The phase interpolator as recited in claim 1, wherein said phase interpolator is configured to receive eight input clock phases.
4. The phase interpolator as recited in claim 1, wherein said phase interpolator includes eight cross-coupled switches.
5. The phase interpolator as recited in claim 4, wherein said phase interpolator includes two sets of four cross-coupled switches, wherein each set of switches is controlled by a different selection input.
6. The phase interpolator as recited in claim 4, wherein a first selection input controls a first set of four cross-coupled switches, and second selection input controls a second set of four cross-coupled switches.
7. The phase interpolator as recited in claim 5, wherein each pair of switches is configured to receive the same input clock phase, wherein each pair of switches includes a switch from each set of switches.
8. The phase interpolator as recited in claim 7, wherein the phase interpolator is configured such that each pair of switches receives a given, predetermined clock phase.
9. The phase interpolator as recited in claim 7, further comprising a selector device connected to each pair of switches, wherein said selector device is operable to select from a plurality of input clock phases.
10. A phase interpolator that receives input clock phases and generates an output clock phase, said phase interpolator configured to receive eight input clock phases and generate the output clock phase based on the input clock phases.
11. A pair of phase interpolators connected to a voltage controlled oscillator, wherein each phase interpolator receives input clock phases from the voltage controlled oscillator and generates an output clock phase, wherein each phase interpreter receives the same input clock phases.
12. The pair of phase interpolators as recited in claim 11, wherein each phase interpolator includes eight cross-coupled switches.
13. The pair of phase interpolators as recited in claim 11, wherein each phase interpolator includes two sets of four cross-coupled switches, wherein each set of switches is controlled by a different selection input.
14. The pair of phase interpolators as recited in claim 11, wherein a first selection input controls a first set of four cross-coupled switches in each phase interpolator, and second selection input controls a second set of four cross-coupled switches in each phase interpolator.
15. The pair of phase interpolators as recited in claim 13, wherein each pair of switches is configured to receive the same input clock phase, wherein each pair of switches includes a switch from each set of switches.
16. The pair of phase interpolators as recited in claim 15, wherein each phase interpolator is configured such that each pair of switches receives a given, pre-determined clock phase.
17. The pair of phase interpolators as recited in claim 16, wherein each phase interpolator includes a selector device connected to each pair of switches, wherein said selector device is operable to select from a plurality of input clock phases.
18. A method of generating an output clock phase based on input clock phases, said method comprising: providing a phase interpolator which includes a plurality of cross-coupled switches which are configured to receive the input clock phases; and controlling the cross-coupled switches to select which input clock phases to use to generate the output clock phase.
19. The method as recited in claim 18, further comprising providing four input clock phases to the phase interpolator.
20. The method as recited in claim 18, further comprising providing eight input clock phases to the phase interpolator.
21. The method as recited in claim 18, wherein said phase interpolator includes eight cross-coupled switches, and said method further comprises controlling said eight cross-coupled switches to select input clock phases.
22. The method as recited in claim 21, wherein said phase interpolator includes two sets of four cross-coupled switches, and said method further comprises controlling each set of switches to select input clock phases.
23. The method as recited in claim 21, further comprising using a first selection input to control a first set of four cross-coupled switches, and using a second selection input to control a second set of four cross-coupled switches.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    In many applications, a clock recovery circuit is required to recover an embedded clock signal from an incoming data stream. The embedded clock signal which is extracted from the data stream is often referred to as the “recovered clock.” FIG. 1 illustrates typical waveforms of incoming data and a “recovered clock”.
  • [0002]
    Depending on the application, the clock recovery circuit can be implemented either as a phase-locked loop (PLL) or as delay-locked loop (DLL) (see, for example, Thomas H. Lee et al., “A 2.5 V CMOS delay-locked loop for an 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State Circuits, vol. 29, no. 12, pp. 1491-1496, December 1994). While a PLL 10 is illustrated in FIG. 2, a DLL 20 is illustrated in FIG. 3. A key component in either implementation is a delay cell. Specifically, as illustrated in FIG. 2, in a PLL 10, several delay cells 12 are connected in a closed loop 14 to form a voltage-controlled oscillator (VCO) 16. The oscillation frequency is controlled by adjusting a control voltage that is sent to the delay cells 12. As illustrated in FIG. 3, in a DLL 20, the VCO 16 is replaced by a variable delay line (VDL) 22. The VDL 22 included in a DLL 20 is similar to a VCO 16 which is included in a PLL 10 except the delay cells 12 are not wrapped around (i.e., there is no feedback 14 from the output of the last delay cell to the input of the first delay cell—compare FIG. 3 to FIG. 2). Both the VCO 16 and VDL 22 present disadvantages. The main disadvantage of a VCO 16 is its sensitivity to noise. Specifically, due to its closed-loop topology (i.e. as a result of the feedback 14), any noise coupled into the VCO 16 will circulate around the loop 14 and, depending on the time constant of the PLL 10, could take a long time to diminish. A VDL 22 avoids this problem because the output of the last delay cell is not looped back. However, the VDL 22 presents a different disadvantage. Because the total adjustable delay range of a VDL 22 is finite, the DLL 20 must be designed to operate within the delay range of its VDL 22. Designing the DLL as such can be a relatively difficult task since the delay range of a VDL depends on many variables, such as temperature.
  • [0003]
    In recent years, designers have attempted to replace VCO's and VDL's with a phase interpolator (see, for example, Lee et al., id.). As shown in FIG. 4, a phase interpolator generates a new clock phase (“Out”) which locates between two input clock phases (φ0 and φ1). A phase interpolator can be configured for analog control or digital control. A possible circuit implementation of a phase interpolator 30 a with analog control is illustrated in FIG. 5, while a possible circuit implementation of a phase interpolator 30 b with digital control is illustrated in FIG. 6. Unfortunately, phase interpolators which are used to replace VCO's and VDL's generally consume a lot of power and cannot be used in applications where the data rates are high.
  • OBJECTS AND SUMMARY
  • [0004]
    It is an object of an embodiment of the present invention to provide a phase interpolator which can be used in applications where the data rates are high.
  • [0005]
    Another object of an embodiment of the present invention to provide a phase interpolator which does not consume a lot of power.
  • [0006]
    Briefly, and in accordance with at least one of the foregoing objects, an embodiment of the present invention provides a phase interpolator which includes cross-coupled switches and is configured to receive a plurality of input clock phases and generate a new output clock phase based on the input clock phases which are selected. The cross-coupled switches receive the input clock phases and are controlled by selection inputs to select which input clock phases are used to generate the new output clock phase.
  • [0007]
    The phase interpolator may be configured to receive four clock phases, but preferably is configured to receive eight clock phases. Preferably, the phase interpolator includes eight cross-coupled switches, such as two sets of four cross-coupled switches. Preferably, each set of switches is controlled by a different selection input. Hence, a first selection input controls one set of four cross-coupled switches, and second selection input controls the other set of four cross-coupled switches. Preferably, each pair of switches—wherein each pair includes a switch from each set—is configured to receive the same clock phase. Specifically, each pair may be configured to receive a given, pre-determined clock phase (if the phase interpolator is configured to receive four clock phases), or a selector device such as a multiplexer can be connected to each pair of switches such that a clock phase can be selected from a plurality of clock phases (such as where the phase interpolator is configured to receive eight clock phases). The phase interpolator may be configured for analog or digital control. In order to strobe data effectively, two phase interpolators may be provided, wherein each phase interpolator receives the same clock phases and is controlled by the same selection inputs.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0008]
    The present invention and the advantages thereof will become more apparent upon consideration of the following detailed description when taken in conjunction with the accompanying drawings of which:
  • [0009]
    [0009]FIG. 1 illustrates two waveforms—one corresponding to incoming data and another corresponding to a recovered clock;
  • [0010]
    [0010]FIG. 2 is a schematic diagram illustrating a Phase-Locked Loop (PLL);
  • [0011]
    [0011]FIG. 3 is a schematic diagram illustrating a Delay-Locked Loop (DLL);
  • [0012]
    [0012]FIG. 4 is a schematic diagram illustrating a new output clock phase (“Out”) which is located between two input clock phases (“φ0” and “φ1”);
  • [0013]
    [0013]FIG. 5 is a schematic diagram illustrating a phase interpolator with analog control;
  • [0014]
    [0014]FIG. 6 is a schematic diagram illustrating a phase interpolator with digital control;
  • [0015]
    [0015]FIG. 7 is a schematic diagram illustrating a phase interpolator with a 360-degree range;
  • [0016]
    [0016]FIG. 8 illustrates four waveforms (“φ0”, “φ1”, “φ0B” and “φ1B”) corresponding to input clock phases of the phase interpolator illustrated in FIG. 7;
  • [0017]
    [0017]FIG. 9 is a signal chart which relates to the phase interpolator illustrated in FIG. 7;
  • [0018]
    [0018]FIG. 10 is a schematic diagram showing the phase interpolator of FIG. 7 connected to a voltage controlled oscillator (VCO), wherein the VCO provides four input clock phases to the phase interpolator;
  • [0019]
    [0019]FIG. 11 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein the VCO provides eight input clock phases to each of the phase interpolators;
  • [0020]
    [0020]FIG. 12 illustrates eight waveforms (“φ0”, “φ1”, “φ2”, “φ3”, “φ0B”, “φ1B”, “φ2B”, “φ3B”), each 45 degrees apart, corresponding to input clock phases of the phase interpolators illustrated in FIG. 11;
  • [0021]
    [0021]FIG. 13 is a signal chart which relates to the phase interpolator which is on the left in FIG. 11;
  • [0022]
    [0022]FIG. 14 is a signal chart which relates to the phase interpolator which is on the right in FIG. 11;
  • [0023]
    [0023]FIG. 15 is a schematic diagram showing a phase interpolator that includes eight cross-coupled switches;
  • [0024]
    [0024]FIG. 16 is a schematic diagram showing a pair of phase interpolators connected to a VCO, wherein each phase interpolator is like that shown in FIG. 15, and wherein the VCO provides eight input clock phases to each of the phase interpolators; and
  • [0025]
    [0025]FIG. 17 is a signal chart which relates to the phase interpolators shown in FIG. 16.
  • DESCRIPTION
  • [0026]
    While the invention may be susceptible to embodiment in different forms, there is shown in the drawings, and herein will be described in detail, specific embodiments with the understanding that the present disclosure is to be considered an exemplification of the principles of the invention, and is not intended to limit the invention to that as illustrated and described herein.
  • [0027]
    As discussed above, phase interpolators generates new clock phases between two input clock phases (see FIG. 4 and description above). Since the location of the new clock phase is adjustable, the phase interpolator can be used to replace a VDL. What makes it beneficial to use a phase interpolator as opposed to a VDL is the fact that, with a phase interpolator, an infinite delay range can be implemented. FIG. 7 illustrates a phase interpolator 40 with a 360-degree range. Specifically, the phase interpolator 40 has four clock phases, each 90 degrees apart. FIG. 8 illustrates the four clock phases—“φ0”, “φ1”, “φ0B” and “φ1B”. FIG. 9 provides a signal chart relating to the phase interpolator shown in FIG. 7, and the signal chart lists the possible values of input control signals or selection inputs “SELA” and “SELB”, the values of internal signals “IN1”, “IN2”, “IN3” and “IN4”, and the resulting output phase. By selecting which clock phase is fed to the phase interpolator, a new clock phase can be generated at any location, from 0 to 360 degrees. This is equivalent to an infinite delay range. It should be noted that the 360-degree coverage is independent of process, temperature and supply voltage variations.
  • [0028]
    In a PLL, the phase interpolator illustrated in FIG. 7 can be used in place of a VCO to eliminate the noise problem presented by the feedback loop (discussed hereinabove). However, the frequency difference between the local clock and the embedded clock in the incoming data must be relatively small. Unfortunately, the phase interpolator 40 must operate at the same frequency as the incoming data (e.g., 5 Ghz for 5 Gb/s). Moreover, operating the phase interpolator 40 at the wire speed consumes a lot of power, and this further limits the application.
  • [0029]
    [0029]FIG. 10 illustrates the phase interpolator 40 of FIG. 7 connected to a VCO 50, thereby forming a test circuit. The VCO 50 generates the required 4-phase clocks (see FIG. 8) for the phase interpolator 40 (the VCO 50 actually generates eight clock phases, but only four are used in FIG. 10). As shown, buffers 52 and selector devices 54, such as multiplexers, are provided between the VCO 50 and phase interpolator 40. The clock phases are buffered first before being fed to the multiplexers 54 so that the speed of the VCO 50 will not be limited by the loading from the multiplexers 54. The phase interpolator 40 uses the two clock phases selected by the multiplexers 54 to generate the output clock phase (“OUT”).
  • [0030]
    Transistor-level simulations showed that the phase interpolator 40, with all the supporting circuitry shown in FIG. 10, can only go up to 2.7 Ghz with a power dissipation of 22.7 mW (in a 0.18 μm CMOS process). Unfortunately, the circuit shown in FIG. 10 provides that the phase interpolator 40 is not as fast as desired, and consumes more power than is desirable.
  • [0031]
    As shown in FIG. 11, instead of using only four clock phases from the VCO (see FIG. 10), it is possible to utilize all eight clock phases. FIG. 12 illustrates the eight clock phases—“φ0”, “φ1”, “φ2”, “φ3”, “φ0B”, “φ1B”, “φ2B” and “φ3B”. This provides that the VCO 50 and phase interpolator can be operated at half of the data rate since each clock period now covers two bit times. In other words, for a 5 Gb/s system, the interpolator only has to operate at 2.5 Ghz. However, since a 180-degree out-of-phase signal (90-degree in this case since each clock period covers two bits) is needed to strobe the data, a second phase interpolator is required. FIG. 13 provides a signal chart relating to the phase interpolator 60 which is on the left in FIG. 11, and FIG. 14 provides a signal chart relating to the phase interpolator 70 which is on the right in FIG. 11. While this increases power consumption, the overall power is reduced as a result of operating at half speed. In FIG. 11, “AOUT” is the signal that is in phase with the data, and “BOUT” is 90 degrees out of phase and can be used to re-time the data.
  • [0032]
    As shown in FIG. 11, the loading at the outputs of the buffers 52 is twice what it was in FIG. 10. This will limit the maximum speed we can achieve since the buffers will have to be twice as big as they were before which, in turn, will increase the loading on the VCO 50. To overcome this loading problem, a phase interpolator 80 as illustrated in FIG. 15 can be provided. The phase interpolator 80 illustrated in FIG. 15 includes eight cross-coupled switches 82, 84, 86, 88, 90, 92, 94, 96. The purpose of the switches 82, 84, 86, 88, 90, 92, 94, 96 is to swap inputs when necessary. As shown, there are effectively two sets 100 and 102 of four cross-coupled switches, wherein each set of switches is controlled by a different selection input. A first selection input “SELC” controls a first set 100 of four cross-coupled switches 82, 86, 90, 94, and a second selection input “SELD” controls a second set 102 of four cross-coupled switches 84, 88, 92, 96. The cross-coupled switches 82, 84, 86, 88, 90, 92, 94, 96 receive the input clock phases (“φ0”, “φ1”, “φ0B” and “φ1B”) and are controlled by the selection inputs (“SELC” and “SELD”) to select which input clock phases are used by the phase interpolator to generate the output clock phase. As shown, each pair of switches—one from each set—is configured to receive the same input clock phase. Although VC is shown as an analog control signal in FIG. 15, it can also be a digital signal as shown in FIG. 6.
  • [0033]
    [0033]FIG. 16 illustrates how the phase interpolator 80 shown in FIG. 15 can be implemented into the circuit shown in FIG. 11. FIG. 17 provides a signal chart relating to the circuit shown in FIG. 16. Instead of totally counting on multiplexers to select the input clock phases (see FIGS. 7, 10 and 11), part of the selection is performed in the phase interpolators 110, 120, by the cross-coupled switches therein. Consequently, the loading on buffers 52 is reduced by half. Selection inputs “SELA” and “SELB” control the multiplexers 54 in the circuit, and selection inputs “SELC” and “SELD” control the cross-coupled switches in the phase interpolators 110 and 120. As shown, “AOUT” and “BOUT” remain the same as shown in FIGS. 13 and 14. Despite having one more phase interpolator and two more buffers as compared to FIG. 10, transistor-level simulations of the circuit shown in FIG. 16 showed that, at a given data rate, the circuit in FIG. 16 consumes about half of the power consumed by the circuit in FIG. 10. Furthermore, its maximum data rate is twice what can be accomplished previously. Finally, it should be noted that the phase interpolator shown in FIG. 15 can be used in FIG. 10 to replace the phase interpolator and multiplexers shown in that FIGURE.
  • [0034]
    The phase interpolator 80 shown in FIG. 15, coupled with the clock phases running at half of the data rate, extends the maximum data rate by a factor of two for a given process technology. It also provides the following advantages over traditional approaches: For a given data rate, power consumption is reduced by half, better output linearity is achieved since the output phase is interpolated between two input clock phases that are 45 degrees apart instead of 90 degrees apart, and it is easier to share a single VCO among several phase interpolators (when many data channels are integrated into a single chip) since it is easier to distribute slower clocks.
  • [0035]
    While a embodiments of the present invention are shown and described, it is envisioned that those skilled in the art may devise various modifications of the present invention without departing from the spirit and scope of the appended claims.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7423469 *Jun 13, 2005Sep 9, 2008Texas Instruments IncorporatedTriangulating phase interpolator
US7816975Sep 20, 2005Oct 19, 2010Hewlett-Packard Development Company, L.P.Circuit and method for bias voltage generation
US20060055430 *Jun 13, 2005Mar 16, 2006Andrew PickeringTriangulating phase interpolator
US20070063687 *Sep 20, 2005Mar 22, 2007Dacheng ZhouCircuit and method for bias voltage generation
EP1746724A1 *Apr 5, 2005Jan 24, 2007Thine Electronics, Inc.Equiphase polyphase clock signal generator circuit and serial digital data receiver circuit using the same
Classifications
U.S. Classification327/246
International ClassificationH03K5/13, H03L7/081, H03L7/099, H03K5/00, H04L7/033, H03K3/03
Cooperative ClassificationH03L7/0996, H03K2005/00208, H04L7/033, H03L7/0814, H03L7/0998, H03K3/0322, H03K5/133, H03K2005/00026
European ClassificationH03L7/099C2, H03K3/03D2, H03K5/13D2, H03L7/099C6
Legal Events
DateCodeEventDescription
Nov 14, 2000ASAssignment
Owner name: LSI LOGIC CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, DAO-LONG;REEL/FRAME:011288/0181
Effective date: 20000517
May 20, 2005FPAYFee payment
Year of fee payment: 4
Sep 14, 2009FPAYFee payment
Year of fee payment: 8
Aug 21, 2013FPAYFee payment
Year of fee payment: 12
May 8, 2014ASAssignment
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG
Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031
Effective date: 20140506
Jun 6, 2014ASAssignment
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270
Effective date: 20070406
Apr 3, 2015ASAssignment
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388
Effective date: 20140814
Feb 2, 2016ASAssignment
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
Owner name: LSI CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039
Effective date: 20160201
Feb 11, 2016ASAssignment
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001
Effective date: 20160201