US20020048897A1 - Method of forming a self-aligned shallow trench isolation - Google Patents
Method of forming a self-aligned shallow trench isolation Download PDFInfo
- Publication number
- US20020048897A1 US20020048897A1 US09/864,627 US86462701A US2002048897A1 US 20020048897 A1 US20020048897 A1 US 20020048897A1 US 86462701 A US86462701 A US 86462701A US 2002048897 A1 US2002048897 A1 US 2002048897A1
- Authority
- US
- United States
- Prior art keywords
- layer
- oxide layer
- trench
- floating gate
- field region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
Definitions
- the present invention relates to a method for forming a semiconductor device, and more particularly to a method of forming a semiconductor device using shallow trench isolation (STI), thereby reducing the negative slope of the field region.
- STI shallow trench isolation
- the LOCOS method of element isolation generally consists of sequentially depositing an oxide and nitride layer over a silicon substrate, patterning the nitride layer, and selectively subjecting the silicon substrate to oxidation to form the field oxide layer.
- oxygen penetrates from beneath the nitride layer serving as the selective oxidation mask into the side of the pad oxide layer, generating a so-called “bird's beak” formation at the edges of the field oxide layer. Since such bird's beak extends the field oxide layer into the active region to its length, the channel length is shortened to bring about the so-called “narrow channel effect”, thereby increasing the threshold voltage. This, in turn, degrades the electrical characteristics of the transistor. Particularly, since LOCOS isolation results in a channel length below 0.3 ⁇ m, a phenomenon called “punch-through” occurs, connecting the field oxide layers at both sides of the active region, so that the active region is not correctly secured.
- the STI method is used for a semiconductor device fabrication according to the design rule of less than 0.25 ⁇ m.
- the STI process generally comprises the steps of etching a silicon substrate to form a trench with a given depth, depositing an oxide layer over the substrate including the trench, and etching the oxide layer by etch back or chemical mechanical polishing (CMP) process to form the active region with the trench filled flat with the oxide layer.
- CMP chemical mechanical polishing
- the undoped silicate glass (USG) or ozone-tetraethylorthosilicate (O 3 -TEOS USG) has been primarily used as the oxide layer for filling the trench.
- FIGS. 1 to 4 are cross sectional views of a conventional non-volatile memory device for illustrating the conventional method of forming a device using self-aligned shallow trench isolation (SA-STI), which may reduce the size of the memory cell by making the active pattern identical with the floating gate pattern.
- SA-STI self-aligned shallow trench isolation
- a tunnel oxide layer 12 sequentially deposited over a silicon substrate 10 are a tunnel oxide layer 12 , first polysilicon layer 14 , nitride layer 16 , and high-temperature oxide layer (not shown).
- the first polysilicon layer 14 is used for the floating gate.
- Photolithography is performed on the high-temperature oxide layer of the active region to produce a patterned mask, according to which the nitride layer 16 and first polysilicon layer 14 are sequentially etched to produce the active pattern defining the active region. Then, the substrate 10 is etched to a predetermined depth to form a trench using the patterned mask of the high temperature oxide layer. Subsequently, although not shown, in order to treat the silicon damage caused by the impact of high-energy ions during etching the trench 18 , the side walls of the trench are covered with a thermal oxidation layer, over which is deposited a nitride liner both to prevent leakage current and to improve the characteristics of the gate oxide layer.
- oxide layer 20 of high-density plasma with enough thickness to completely fill the trench 18 by chemical vapor deposition (CVD).
- the oxide layer 20 of high density plasma may be deposited by generating a high density plasma based on a gas of SiH 4 , O 2 and Ar. Namely, SiH 4 and O 2 are combined to form SiO 2 deposited over the wafer, the back-side of which is applied with an RF bias voltage to attract the particles of Ar and O 2 to the surface of the wafer, so as to generate the Ar sputter etch to fill the trench 18 .
- the Ar sputter etch clips both the nitride layer 16 and the first polysilicon layer 14 so that the upper side-walls of the trench 18 form negative slopes at about 60°.
- the oxide layer 20 of high density plasma is removed by CVD until the surface of the nitride layer 16 is exposed, so as to attain the field region of the STI structure filled flat with the oxide layer 20 of high density plasma.
- the nitride layer 16 is stripped off by phosphoric acid. This produces empty spaces at the lower edges of the field regions due to the negative slopes of the STI structure. Then, as shown in FIG. 3, a second polysilicon layer 22 is deposited over the substrate, which fills the empty spaces under region “A” with the second polysilicon layer 22 , thus increasing the amount of polysilicon under the negative slopes of the field region.
- the second polysilicon layer 22 is provided to increase the area of the dielectric interlayer subsequently formed, serving as the floating gate together with the first polysilicon layer 14 .
- photolithography is performed to remove the second polysilicon layer 22 .
- a dielectric interlayer of ONO (not shown) both to isolate the control gate from the floating gate and to increase the static electric capacitance.
- Photolithography is performed to remove the dielectric interlayer, second polysilicon layer 22 , and first polysilicon layer 14 in the peripheral circuit region.
- a third polysilicon layer and tungsten silicide layer (not shown), which in turn is subjected to photolithography to sequentially etch the tungsten silicide layer, third polysilicon layer, dielectric interlayer, second polysilicon layer 22 , and first polysilicon layer 14 in the memory cell region and peripheral circuit region, thus forming the stacked gate of the memory transistor. Additional photolithography is performed to etch the tungsten silicide layer and third polysilicon layer in the peripheral circuit region to form the gate of the transistor.
- the conventional method usually causes the oxide layer to block the polysilicon layer existing below the field region due to the anisotropic property of the dry etching and the selectivity between the polysilicon and the oxide layer. This results in the conductive stringer 24 of the polysilicon part not being etched in the form of a line as shown in FIG. 4. Such a stringer generates a bridge between the adjacent gate patterns, degrading the properties of the semiconductor elements and yield rate.
- a method for fabricating a semiconductor device for example a non-volatile memory device having a stacked gate (memory cell) consisting of a floating gate, a control gate deposited over the floating gate, and a dielectric interlayer interposed between them.
- a stacked gate memory cell
- the method comprises the steps of sequentially depositing a tunnel oxide layer, a first polysilicon layer for the floating gate, and a nitride layer over a semiconductor substrate; sequentially etching the nitride layer, first polysilicon layer, and semiconductor substrate to form a trench, depositing an oxide layer over the substrate to fill the trench, removing the oxide layer to the level of the nitride layer to attain a field region of the trench isolation, removing the nitride layer, subjecting the field region to a wet-chemical treatment, and depositing a second polysilicon layer for the floating gate over the substrate.
- the wet chemical treatment is performed so as to etch the oxide layer by an amount in the range of 100 to 200 ⁇ . It is also preferred to subject the field region to a wet chemical treatment before the step of removing the nitride layer.
- the present invention provides a method of changing the negative slopes of the field region into approximately positive slopes by employing the isotropic etching effect of the wet chemical process after removing the nitride layer from the field region of the STI structure.
- FIGS. 1 to 4 are cross sectional views of a semiconductor device for illustrating the conventional method of forming the SA-STI;
- FIGS. 5 to 10 are cross sectional views of a semiconductor device for illustrating the inventive method of forming the SA-STI.
- FIGS. 11 and 12 are SEM photos of the field structure after forming the gates according to the conventional and inventive methods respectively.
- Sequentially deposited over a silicon substrate 100 are a tunnel oxide layer at a thickness of 70 to 100 ⁇ , and a first polysilicon layer 104 by LPCVD (Low Pressure CVD) at a thickness of 300 to 1000 ⁇ .
- the first polysilicon layer is then doped with highly concentrated N-type impurities.
- a nitride layer 106 is deposited on the first polysilicon layer 104 with a thickness of 1500 to 2000 ⁇ by LPCVD, serving as the polishing limit in the subsequent CMP.
- Deposited over the nitride layer 106 is a high temperature oxide layer (not shown) with a thickness of 1000 to 2000 ⁇ by means of CVD.
- an anti-reflective layer (not shown) of SiON is deposited thereon with a thickness of about 800 ⁇ . The anti-reflective layer serves to prevent irregular reflections from occurring in the subsequent photolithography process, and it is removed during the subsequent process of etching the trench.
- Photolithography is then performed to etch the anti-reflective layer and high temperature oxide layer to form the active pattern defining the active region.
- the trench 108 is formed by sequentially etching the nitride layer 106 , first polysilicon layer 104 , and substrate 100 according to the active pattern.
- An oxidation process is performed to deposit a thermal oxidation layer (not shown) on the side-walls of the trench in order to eliminate the damage to the silicon caused by the impact of the high energy ions during the process of etching the trench 108 .
- a nitride liner (not shown) is deposited over the substrate to prevent leakage current and improve the characteristics of the gate oxide layer.
- CVD is performed to form a high-density plasma oxide layer 110 with a thickness of about 5000 ⁇ .
- Ar sputter etching is performed on the high-density plasma oxide layer 110 to improve the gap-filling characteristics.
- the nitride layer 106 and first polysilicon layer 104 are clipped to negatively slope the upper sidewalls of the trench 108 by about 60° as shown. Subsequently, the high-density oxide layer 110 is subjected to CMP to expose the nitride layer 106 , thus obtaining the field region of the STI structure filled flat with the oxide layer.
- the empty spaces are shown beneath the negative slopes in the field region of the STI structure after removing the nitride layer 106 .
- the oxide layer 110 of the field region is subjected to a wet etching by using an etchant such as HF of 100:1, so that the isotropic etching property of the etchant causes the oxide layer 110 to be etched similarly in both vertical and horizontal directions. This rounds off the field region projecting over the first polysilicon layer 104 , causing it to have a positive slope as shown.
- the wet chemical treatment Although an increase of the time taken for the wet chemical treatment makes the field region more rounded, it also decreases the step difference between the field region and active region both in the memory cell region and the peripheral circuit region, so that the subsequent photolithography of the second polysilicon should undergo reduction of the processing margin. Therefore, it is preferable to perform the wet chemical treatment with the etched amount of the oxide layer being in the range of 100 to 200 ⁇ .
- FIG. 9 shows a second polysilicon layer 112 deposited by LPCVD over the substrate with a thickness of more than about 3000 ⁇ for the floating gate. Since there no negative slope is formed during deposition of the second polysilicon layer 112 , the polysilicon is not excessively laid in the lower edges of the field region.
- the second polysilicon layer 112 increases the area of the dielectric interlayer of ONO subsequently formed, serving as the floating gate together with the first polysilicon layer 104 .
- the second polysilicon layer 112 is doped with highly concentrated N-type impurities, and is then subjected to photolithography to isolate the floating gates of the adjacent cell transistors along the bit line.
- a dielectric interlayer (not shown) of ONO is deposited over the substrate for the joint purpose of both isolating the control gate from the floating gate of the memory cell transistor and enhancing the static electrical capacitance.
- Photolithography is performed to remove the dielectric interlayer, the second polysilicon layer 112 , and the first polysilicon layer 104 of the peripheral circuit region.
- Sequentially deposited over the substrate are a third polysilicon layer and tungsten silicide layer (not shown).
- Additional photolithography is performed to form the stacked gate of the memory cell transistor by etching the tungsten silicide layer, third polysilicon layer, dielectric interlayer, second polysilicon layer 112 , and first polysilicon layer 104 in the memory cell and peripheral circuit regions.
- photolithography is performed to form the gates of the peripheral circuit transistors by etching the tungsten silicide and third polysilicon layer of the peripheral circuit region.
- the oxide layer is subjected to a wet chemical treatment to remove about 40 percent of the required etching amount of the oxide layer before removing the nitride layer, thus firstly reducing the negative slopes before generating the round profile in the field region. Then, removing the nitride layer, an additional wet chemical treatment is performed to completely remove the residual 60 percent of the oxide layer, generating the desired rounded profile in the field region.
- the inventive method subjects the oxide layer of the field region to a wet chemical treatment after removing the nitride layer used for the active pattern, so that the negative slopes of the field are changed into the positive slopes to eliminate the residual conductive stringers in the lower edges of the field region, as shown by “C” in FIG. 12. This is achieved by the isotropic etching effect of a wet chemical that makes the field region of the first polysilicon layer round at the upper projected parts.
Abstract
A method for fabricating a semiconductor device, for example a non-volatile memory device having a stacked gate (memory cell) consisting of a floating gate, a control gate deposited over the floating gate, and a dielectric interlayer interposed between them, comprises the steps of sequentially depositing: a tunnel oxide layer, a first polysilicon layer for the floating gate, and a nitride layer over a semiconductor substrate, sequentially etching the nitride layer, first polysilicon layer, and semiconductor substrate to form a trench, depositing an oxide layer over the substrate to fill the trench, removing the oxide layer to the level of the nitride layer to attain a field region of the trench isolation, removing the nitride layer, subjecting the field region to a wet-chemical treatment, and depositing a second polysilicon layer for the floating gate over the substrate.
Description
- 1. Field of the Invention
- The present invention relates to a method for forming a semiconductor device, and more particularly to a method of forming a semiconductor device using shallow trench isolation (STI), thereby reducing the negative slope of the field region.
- 2. Description of the Related Art
- Electrical isolation of circuit elements such as transistors, diodes, resistors, etc. is generally required during the initial steps of semiconductor device production, thus critically affecting the size of the active region as well as the procedural margin of subsequent processes. The customary method for providing such isolation is the LOCOS (LOCal Oxidation of Silicon) technique.
- The LOCOS method of element isolation generally consists of sequentially depositing an oxide and nitride layer over a silicon substrate, patterning the nitride layer, and selectively subjecting the silicon substrate to oxidation to form the field oxide layer. According to this method, oxygen penetrates from beneath the nitride layer serving as the selective oxidation mask into the side of the pad oxide layer, generating a so-called “bird's beak” formation at the edges of the field oxide layer. Since such bird's beak extends the field oxide layer into the active region to its length, the channel length is shortened to bring about the so-called “narrow channel effect”, thereby increasing the threshold voltage. This, in turn, degrades the electrical characteristics of the transistor. Particularly, since LOCOS isolation results in a channel length below 0.3 μm, a phenomenon called “punch-through” occurs, connecting the field oxide layers at both sides of the active region, so that the active region is not correctly secured.
- In view of this, the STI method is used for a semiconductor device fabrication according to the design rule of less than 0.25 μm. The STI process generally comprises the steps of etching a silicon substrate to form a trench with a given depth, depositing an oxide layer over the substrate including the trench, and etching the oxide layer by etch back or chemical mechanical polishing (CMP) process to form the active region with the trench filled flat with the oxide layer. The undoped silicate glass (USG) or ozone-tetraethylorthosilicate (O3-TEOS USG) has been primarily used as the oxide layer for filling the trench. However, as the aspect ratio of the trench increases so that the trench is not completely filled with the USG layer, voids occur within the trench. Hence, high-density plasma oxide tends to be used, having greater stability and more suitable properties for filling the gap, rather than the USG layer.
- FIGS.1 to 4 are cross sectional views of a conventional non-volatile memory device for illustrating the conventional method of forming a device using self-aligned shallow trench isolation (SA-STI), which may reduce the size of the memory cell by making the active pattern identical with the floating gate pattern.
- Referring to FIG. 1, sequentially deposited over a
silicon substrate 10 are atunnel oxide layer 12,first polysilicon layer 14,nitride layer 16, and high-temperature oxide layer (not shown). Thefirst polysilicon layer 14 is used for the floating gate. - Photolithography is performed on the high-temperature oxide layer of the active region to produce a patterned mask, according to which the
nitride layer 16 andfirst polysilicon layer 14 are sequentially etched to produce the active pattern defining the active region. Then, thesubstrate 10 is etched to a predetermined depth to form a trench using the patterned mask of the high temperature oxide layer. Subsequently, although not shown, in order to treat the silicon damage caused by the impact of high-energy ions during etching thetrench 18, the side walls of the trench are covered with a thermal oxidation layer, over which is deposited a nitride liner both to prevent leakage current and to improve the characteristics of the gate oxide layer. - Subsequently, deposited over the substrate is an
oxide layer 20 of high-density plasma with enough thickness to completely fill thetrench 18 by chemical vapor deposition (CVD). Theoxide layer 20 of high density plasma may be deposited by generating a high density plasma based on a gas of SiH4, O2 and Ar. Namely, SiH4 and O2 are combined to form SiO2 deposited over the wafer, the back-side of which is applied with an RF bias voltage to attract the particles of Ar and O2 to the surface of the wafer, so as to generate the Ar sputter etch to fill thetrench 18. However, during this process, the Ar sputter etch clips both thenitride layer 16 and thefirst polysilicon layer 14 so that the upper side-walls of thetrench 18 form negative slopes at about 60°. Then, theoxide layer 20 of high density plasma is removed by CVD until the surface of thenitride layer 16 is exposed, so as to attain the field region of the STI structure filled flat with theoxide layer 20 of high density plasma. - Referring to FIG. 2, the
nitride layer 16 is stripped off by phosphoric acid. This produces empty spaces at the lower edges of the field regions due to the negative slopes of the STI structure. Then, as shown in FIG. 3, a second polysilicon layer 22 is deposited over the substrate, which fills the empty spaces under region “A” with the second polysilicon layer 22, thus increasing the amount of polysilicon under the negative slopes of the field region. The second polysilicon layer 22 is provided to increase the area of the dielectric interlayer subsequently formed, serving as the floating gate together with thefirst polysilicon layer 14. - Referring to FIG. 4, photolithography is performed to remove the second polysilicon layer22. Then, deposited over the substrate is a dielectric interlayer of ONO (not shown) both to isolate the control gate from the floating gate and to increase the static electric capacitance. Photolithography is performed to remove the dielectric interlayer, second polysilicon layer 22, and
first polysilicon layer 14 in the peripheral circuit region. Then, sequentially deposited over the resulting formation are a third polysilicon layer and tungsten silicide layer (not shown), which in turn is subjected to photolithography to sequentially etch the tungsten silicide layer, third polysilicon layer, dielectric interlayer, second polysilicon layer 22, andfirst polysilicon layer 14 in the memory cell region and peripheral circuit region, thus forming the stacked gate of the memory transistor. Additional photolithography is performed to etch the tungsten silicide layer and third polysilicon layer in the peripheral circuit region to form the gate of the transistor. - However, the conventional method usually causes the oxide layer to block the polysilicon layer existing below the field region due to the anisotropic property of the dry etching and the selectivity between the polysilicon and the oxide layer. This results in the
conductive stringer 24 of the polysilicon part not being etched in the form of a line as shown in FIG. 4. Such a stringer generates a bridge between the adjacent gate patterns, degrading the properties of the semiconductor elements and yield rate. - It is an object of the present invention to eliminate the effect of the negative slopes in the field region in formation of a semiconductor device using STI.
- According to an aspect of the present invention, provided is a method for fabricating a semiconductor device, for example a non-volatile memory device having a stacked gate (memory cell) consisting of a floating gate, a control gate deposited over the floating gate, and a dielectric interlayer interposed between them. The method comprises the steps of sequentially depositing a tunnel oxide layer, a first polysilicon layer for the floating gate, and a nitride layer over a semiconductor substrate; sequentially etching the nitride layer, first polysilicon layer, and semiconductor substrate to form a trench, depositing an oxide layer over the substrate to fill the trench, removing the oxide layer to the level of the nitride layer to attain a field region of the trench isolation, removing the nitride layer, subjecting the field region to a wet-chemical treatment, and depositing a second polysilicon layer for the floating gate over the substrate.
- Preferably, the wet chemical treatment is performed so as to etch the oxide layer by an amount in the range of 100 to 200 Å. It is also preferred to subject the field region to a wet chemical treatment before the step of removing the nitride layer.
- The present invention provides a method of changing the negative slopes of the field region into approximately positive slopes by employing the isotropic etching effect of the wet chemical process after removing the nitride layer from the field region of the STI structure.
- The foregoing and other objects, features and advantages of the invention will be apparent from the more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.
- FIGS.1 to 4 are cross sectional views of a semiconductor device for illustrating the conventional method of forming the SA-STI;
- FIGS.5 to 10 are cross sectional views of a semiconductor device for illustrating the inventive method of forming the SA-STI; and
- FIGS. 11 and 12 are SEM photos of the field structure after forming the gates according to the conventional and inventive methods respectively.
- With reference to FIG. 5, the steps of forming the trench in accordance with the present invention will be described. Sequentially deposited over a
silicon substrate 100 are a tunnel oxide layer at a thickness of 70 to 100 Å, and afirst polysilicon layer 104 by LPCVD (Low Pressure CVD) at a thickness of 300 to 1000 Å. The first polysilicon layer is then doped with highly concentrated N-type impurities. - A
nitride layer 106 is deposited on thefirst polysilicon layer 104 with a thickness of 1500 to 2000 Å by LPCVD, serving as the polishing limit in the subsequent CMP. Deposited over thenitride layer 106 is a high temperature oxide layer (not shown) with a thickness of 1000 to 2000 Å by means of CVD. In addition, an anti-reflective layer (not shown) of SiON is deposited thereon with a thickness of about 800 Å. The anti-reflective layer serves to prevent irregular reflections from occurring in the subsequent photolithography process, and it is removed during the subsequent process of etching the trench. Photolithography is then performed to etch the anti-reflective layer and high temperature oxide layer to form the active pattern defining the active region. Thetrench 108 is formed by sequentially etching thenitride layer 106,first polysilicon layer 104, andsubstrate 100 according to the active pattern. - With reference to FIG. 6, formation of the field region will now be described. An oxidation process is performed to deposit a thermal oxidation layer (not shown) on the side-walls of the trench in order to eliminate the damage to the silicon caused by the impact of the high energy ions during the process of etching the
trench 108. A nitride liner (not shown) is deposited over the substrate to prevent leakage current and improve the characteristics of the gate oxide layer. CVD is performed to form a high-densityplasma oxide layer 110 with a thickness of about 5000 Å. Ar sputter etching is performed on the high-densityplasma oxide layer 110 to improve the gap-filling characteristics. In this case, thenitride layer 106 andfirst polysilicon layer 104 are clipped to negatively slope the upper sidewalls of thetrench 108 by about 60° as shown. Subsequently, the high-density oxide layer 110 is subjected to CMP to expose thenitride layer 106, thus obtaining the field region of the STI structure filled flat with the oxide layer. - Referring to FIG. 7, the empty spaces are shown beneath the negative slopes in the field region of the STI structure after removing the
nitride layer 106. Then, theoxide layer 110 of the field region is subjected to a wet etching by using an etchant such as HF of 100:1, so that the isotropic etching property of the etchant causes theoxide layer 110 to be etched similarly in both vertical and horizontal directions. This rounds off the field region projecting over thefirst polysilicon layer 104, causing it to have a positive slope as shown. Although an increase of the time taken for the wet chemical treatment makes the field region more rounded, it also decreases the step difference between the field region and active region both in the memory cell region and the peripheral circuit region, so that the subsequent photolithography of the second polysilicon should undergo reduction of the processing margin. Therefore, it is preferable to perform the wet chemical treatment with the etched amount of the oxide layer being in the range of 100 to 200 Å. - FIG. 9 shows a
second polysilicon layer 112 deposited by LPCVD over the substrate with a thickness of more than about 3000 Å for the floating gate. Since there no negative slope is formed during deposition of thesecond polysilicon layer 112, the polysilicon is not excessively laid in the lower edges of the field region. Thesecond polysilicon layer 112 increases the area of the dielectric interlayer of ONO subsequently formed, serving as the floating gate together with thefirst polysilicon layer 104. In addition, thesecond polysilicon layer 112 is doped with highly concentrated N-type impurities, and is then subjected to photolithography to isolate the floating gates of the adjacent cell transistors along the bit line. - Referring to FIG. 10, a dielectric interlayer (not shown) of ONO is deposited over the substrate for the joint purpose of both isolating the control gate from the floating gate of the memory cell transistor and enhancing the static electrical capacitance. Photolithography is performed to remove the dielectric interlayer, the
second polysilicon layer 112, and thefirst polysilicon layer 104 of the peripheral circuit region. Sequentially deposited over the substrate are a third polysilicon layer and tungsten silicide layer (not shown). Additional photolithography is performed to form the stacked gate of the memory cell transistor by etching the tungsten silicide layer, third polysilicon layer, dielectric interlayer,second polysilicon layer 112, andfirst polysilicon layer 104 in the memory cell and peripheral circuit regions. Again, photolithography is performed to form the gates of the peripheral circuit transistors by etching the tungsten silicide and third polysilicon layer of the peripheral circuit region. - As described above, since the polysilicon is not excessively deposited in the lower edges of the field region due to the round profile, unnecessary polysilicon is completely removed, so as not to generate the conductive residual stringers, in contrast with the conventional process. According to an aspect of the present invention, if the step difference is great, the oxide layer is subjected to a wet chemical treatment to remove about 40 percent of the required etching amount of the oxide layer before removing the nitride layer, thus firstly reducing the negative slopes before generating the round profile in the field region. Then, removing the nitride layer, an additional wet chemical treatment is performed to completely remove the residual 60 percent of the oxide layer, generating the desired rounded profile in the field region.
- Comparing the SEM photos shown in FIGS. 11 and 12, the conventional method etches the gates with the negative slopes remaining in the field region, so that the polysilicon is not removed from the lower edges of the field region, generating the residual conductive stringers as indicated by “B” in FIG. 11. Such conductive stringers form bridges between the adjacent gate patterns, degrading the properties of the elements and yield rate.
- However, the inventive method subjects the oxide layer of the field region to a wet chemical treatment after removing the nitride layer used for the active pattern, so that the negative slopes of the field are changed into the positive slopes to eliminate the residual conductive stringers in the lower edges of the field region, as shown by “C” in FIG. 12. This is achieved by the isotropic etching effect of a wet chemical that makes the field region of the first polysilicon layer round at the upper projected parts.
- While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (3)
1. A method for fabricating a semiconductor device including a floating gate, a control gate deposited over said floating gate, and a dielectric interlayer interposed between control gate and floating gate, comprising:
sequentially depositing a tunnel oxide layer, a first polysilicon layer for said floating gate, and a nitride layer over a semiconductor substrate;
sequentially etching said nitride layer, first polysilicon layer, and semiconductor substrate to form a trench;
depositing an oxide layer over said substrate to fill said trench;
removing said oxide layer to said nitride layer to attain a trench isolation field region;
removing said nitride layer;
subjecting said field region to a wet-chemical treatment; and
depositing a second polysilicon layer for said floating gate over said substrate.
2. A method as defined in claim 1 , wherein the step of subjecting said field region to said wet chemical treatment is performed so as to etch the oxide layer by 100 to 200 Å.
3. A method as defined in claim 1 , the step of subjecting said field region to a wet chemical treatment is performed before the step of removing said nitride layer.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000028595A KR100341480B1 (en) | 2000-05-26 | 2000-05-26 | Method for self-aligned shallow trench isolation |
KR28595/2000 | 2000-05-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020048897A1 true US20020048897A1 (en) | 2002-04-25 |
Family
ID=19670422
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/864,627 Abandoned US20020048897A1 (en) | 2000-05-26 | 2001-05-24 | Method of forming a self-aligned shallow trench isolation |
Country Status (3)
Country | Link |
---|---|
US (1) | US20020048897A1 (en) |
JP (1) | JP2002016156A (en) |
KR (1) | KR100341480B1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6534379B1 (en) * | 2001-03-26 | 2003-03-18 | Advanced Micro Devices, Inc. | Linerless shallow trench isolation method |
US20050207226A1 (en) * | 2002-10-09 | 2005-09-22 | Yuan Jack H | Flash memory array with increased coupling between floating and control gates |
US20060134864A1 (en) * | 2004-12-22 | 2006-06-22 | Masaaki Higashitani | Multi-thickness dielectric for semiconductor memory |
US20060151811A1 (en) * | 2002-11-07 | 2006-07-13 | Samsung Electronics Co., Ltd. | Floating gate memory device and method of manufacturing the same |
US7183153B2 (en) | 2004-03-12 | 2007-02-27 | Sandisk Corporation | Method of manufacturing self aligned non-volatile memory cells |
US20070087504A1 (en) * | 2005-10-18 | 2007-04-19 | Pham Tuan D | Integration process flow for flash devices with low gap fill aspect ratio |
US20070090435A1 (en) * | 2003-08-13 | 2007-04-26 | Samsung Electronics Co., Ltd. | Mos transistor with recessed gate and method of fabricating the same |
US20070141769A1 (en) * | 2005-12-20 | 2007-06-21 | Hynix Semiconductor Inc. | Method of manufacturing flash memory device |
US20070145470A1 (en) * | 2003-05-26 | 2007-06-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20080017903A1 (en) * | 2001-08-13 | 2008-01-24 | Renesas Technology Corp. | Method of fabricating a semiconductor device with a trench isolation structure and resulting semiconductor device |
US9437471B2 (en) * | 2014-12-17 | 2016-09-06 | United Microelectronics Corp. | Shallow trench isolations and method of manufacturing the same |
CN106033740A (en) * | 2014-09-22 | 2016-10-19 | 旺宏电子股份有限公司 | Method for manufacturing word-line, method for forming semiconductor element, and memory element |
CN109216364A (en) * | 2017-06-30 | 2019-01-15 | 台湾积体电路制造股份有限公司 | Semiconductor devices and its manufacturing method |
US10832983B2 (en) | 2016-12-13 | 2020-11-10 | Samsung Electronics Co., Ltd. | Semiconductor device having a trench type device isolation film and method for fabricating the same |
CN112103296A (en) * | 2020-08-10 | 2020-12-18 | 长江存储科技有限责任公司 | Method for manufacturing semiconductor structure |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100751666B1 (en) * | 2001-12-13 | 2007-08-23 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory having a self aligned floating gate |
KR100795683B1 (en) * | 2002-04-19 | 2008-01-21 | 매그나칩 반도체 유한회사 | Method of manufacturing a capacitor in semiconductor device |
KR100665397B1 (en) * | 2002-07-06 | 2007-01-04 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory cell |
KR100466195B1 (en) * | 2002-07-18 | 2005-01-13 | 주식회사 하이닉스반도체 | Method for manufacturing flash memory |
KR100487532B1 (en) | 2002-07-29 | 2005-05-03 | 삼성전자주식회사 | Flash memory devices having shallow trench isolation structures and methods of fabricating the same |
-
2000
- 2000-05-26 KR KR1020000028595A patent/KR100341480B1/en not_active IP Right Cessation
-
2001
- 2001-05-22 JP JP2001151849A patent/JP2002016156A/en active Pending
- 2001-05-24 US US09/864,627 patent/US20020048897A1/en not_active Abandoned
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6534379B1 (en) * | 2001-03-26 | 2003-03-18 | Advanced Micro Devices, Inc. | Linerless shallow trench isolation method |
US7808031B2 (en) * | 2001-08-13 | 2010-10-05 | Renesas Technology Corp. | Method of fabricating a semiconductor device with a trench isolation structure and resulting semiconductor device |
US20080017903A1 (en) * | 2001-08-13 | 2008-01-24 | Renesas Technology Corp. | Method of fabricating a semiconductor device with a trench isolation structure and resulting semiconductor device |
US7170131B2 (en) | 2002-10-09 | 2007-01-30 | Sandisk Corporation | Flash memory array with increased coupling between floating and control gates |
US7517756B2 (en) | 2002-10-09 | 2009-04-14 | Sandisk Corporation | Flash memory array with increased coupling between floating and control gates |
US20070122980A1 (en) * | 2002-10-09 | 2007-05-31 | Yuan Jack H | Flash Memory Array with Increased Coupling Between Floating and Control Gates |
US20050207226A1 (en) * | 2002-10-09 | 2005-09-22 | Yuan Jack H | Flash memory array with increased coupling between floating and control gates |
US20060151811A1 (en) * | 2002-11-07 | 2006-07-13 | Samsung Electronics Co., Ltd. | Floating gate memory device and method of manufacturing the same |
US7524747B2 (en) * | 2002-11-07 | 2009-04-28 | Samsung Electronics Co., Ltd. | Floating gate memory device and method of manufacturing the same |
US20070145470A1 (en) * | 2003-05-26 | 2007-06-28 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20070090435A1 (en) * | 2003-08-13 | 2007-04-26 | Samsung Electronics Co., Ltd. | Mos transistor with recessed gate and method of fabricating the same |
US7183153B2 (en) | 2004-03-12 | 2007-02-27 | Sandisk Corporation | Method of manufacturing self aligned non-volatile memory cells |
US7436019B2 (en) | 2004-03-12 | 2008-10-14 | Sandisk Corporation | Non-volatile memory cells shaped to increase coupling to word lines |
US20070111422A1 (en) * | 2004-03-12 | 2007-05-17 | Lutze Jeffrey W | Self Aligned Non-Volatile Memory Cells and Processes for Fabrication |
US20060134864A1 (en) * | 2004-12-22 | 2006-06-22 | Masaaki Higashitani | Multi-thickness dielectric for semiconductor memory |
US7482223B2 (en) | 2004-12-22 | 2009-01-27 | Sandisk Corporation | Multi-thickness dielectric for semiconductor memory |
US7541240B2 (en) | 2005-10-18 | 2009-06-02 | Sandisk Corporation | Integration process flow for flash devices with low gap fill aspect ratio |
US20070087504A1 (en) * | 2005-10-18 | 2007-04-19 | Pham Tuan D | Integration process flow for flash devices with low gap fill aspect ratio |
US20070141769A1 (en) * | 2005-12-20 | 2007-06-21 | Hynix Semiconductor Inc. | Method of manufacturing flash memory device |
CN106033740A (en) * | 2014-09-22 | 2016-10-19 | 旺宏电子股份有限公司 | Method for manufacturing word-line, method for forming semiconductor element, and memory element |
US9437471B2 (en) * | 2014-12-17 | 2016-09-06 | United Microelectronics Corp. | Shallow trench isolations and method of manufacturing the same |
US10832983B2 (en) | 2016-12-13 | 2020-11-10 | Samsung Electronics Co., Ltd. | Semiconductor device having a trench type device isolation film and method for fabricating the same |
CN109216364A (en) * | 2017-06-30 | 2019-01-15 | 台湾积体电路制造股份有限公司 | Semiconductor devices and its manufacturing method |
CN112103296A (en) * | 2020-08-10 | 2020-12-18 | 长江存储科技有限责任公司 | Method for manufacturing semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
KR20010107244A (en) | 2001-12-07 |
KR100341480B1 (en) | 2002-06-21 |
JP2002016156A (en) | 2002-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100322531B1 (en) | Method for Trench Isolation using a Dent free layer &Semiconductor Device thereof | |
KR100338767B1 (en) | Trench Isolation structure and semiconductor device having the same, trench isolation method | |
US20020048897A1 (en) | Method of forming a self-aligned shallow trench isolation | |
KR100275730B1 (en) | Trench isolating method | |
US6656793B2 (en) | Method of forming a self-aligned floating gate in flash memory cell | |
US6649503B2 (en) | Methods of fabricating integrated circuit devices having spin on glass (SOG) insulating layers and integrated circuit devices fabricated thereby | |
KR100567022B1 (en) | Method for forming isolation layer of semiconductor device using trench technology | |
US20070232019A1 (en) | Method for forming isolation structure in nonvolatile memory device | |
KR100407567B1 (en) | Trench Isolation Process Without Dent | |
US6355539B1 (en) | Method for forming shallow trench isolation | |
KR100366614B1 (en) | Method for forming a T-shaped trench isolation | |
KR20010008579A (en) | Method for forming sti-type field oxide layer of a semiconductor device | |
US6586313B2 (en) | Method of avoiding the effects of lack of uniformity in trench isolated integrated circuits | |
KR20010055525A (en) | Method for shallow trench isolation | |
KR100554835B1 (en) | Method of manufacturing a flash device | |
KR20010068644A (en) | Method for isolating semiconductor devices | |
KR100673154B1 (en) | Method of forming isolation film in flash memroy device | |
KR100419754B1 (en) | A method for forming a field oxide of a semiconductor device | |
KR100271802B1 (en) | A mothod of isolation in semicondcutor device | |
US7981802B2 (en) | Method for manufacturing shallow trench isolation layer of semiconductor device | |
US7192883B2 (en) | Method of manufacturing semiconductor device | |
KR100557533B1 (en) | Method for Forming Device Isolation Film of Semiconductor Device | |
KR100639182B1 (en) | Method for isolating semiconductor devices | |
KR0170728B1 (en) | Element isolating structure of semiconductor device, its forming method, dram cell having buried bit line and its manufacturing method | |
KR100455726B1 (en) | Method for forming isolation layer in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS, CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HONG, UK-SUN;REEL/FRAME:012182/0936 Effective date: 20010919 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |