Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020049956 A1
Publication typeApplication
Application numberUS 09/234,089
Publication dateApr 25, 2002
Filing dateJan 19, 1999
Priority dateJan 19, 1999
Also published asUS6397372
Publication number09234089, 234089, US 2002/0049956 A1, US 2002/049956 A1, US 20020049956 A1, US 20020049956A1, US 2002049956 A1, US 2002049956A1, US-A1-20020049956, US-A1-2002049956, US2002/0049956A1, US2002/049956A1, US20020049956 A1, US20020049956A1, US2002049956 A1, US2002049956A1
InventorsZeki Bozkus, Laurence W. Grodd
Original AssigneeZeki Bozkus, Laurence W. Grodd
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Cell based parallel verification of an integrated circuit design
US 20020049956 A1
Abstract
An EDA tool is provided with the ability to determine a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design, and the ability to verify the design cells in accordance with the cell based parallel verification order, with at least some of the design cells being verified in parallel . In one embodiment, the EDA tool is also provided with th ability to re-express a design cell of the IC design in terms of a number of newly formed intervening constituent design cells, with the new intervening constituent design cells being formed in accordance with a number of metrics profiling placements of original constituent design cells of the design cell.
Images(6)
Previous page
Next page
Claims(30)
What is claimed is:
1. A method implemented on a computer system comprising:
a) generating a cell based ordered parallel verification data structure for a plurality of hierarchically organized design cells of an integrated circuit design; and
b) verifying the design cells in accordance with the cell based ordered parallel verification data structure, with at least a plurality of the design cells being verified in parallel.
2. The computer implemented method of claim 1, wherein said generation of the cell based ordered parallel verification order includes optimizing the ordered cell based parallel verification data structure to increase order distances between child and parent design cells.
3. The computer implemented method of claim 2, wherein said optimization of the cell based ordered parallel verification data structure includes generating a cell based topologically ordered data structure of the design cells, and adjusting the cell based topologically ordered data structure in increase order distances between child and parent design cells without violating their topological order.
4. The computer implemented method of claim 3, wherein
said generation of the cell based topologically ordered data structure of the design cells includes generating a cell based depth-first sort data structure of the hierarchically organized design cells, and
said adjustment of the cell based topologically ordered data structure includes locating new verification positions for the design cells in a later verification direction subject to the topological order, and repositioning the design cells to the new verification positions.
5. The computer implemented method of claim 4, wherein said locating new verification positions for the design cells include numbering the design cells in accordance with the design cells' positions in a breadth-first sort data structure and determining how far in the later verification direction each of the design cells can be repositioned without passing the particular design cell's parent design cell or other design cells with higher numbering.
6. The computer implemented method of claim 1, wherein said verification of the design cells in accordance with the cell based parallel verification order with at least a plurality of the design cells being verified in parallel comprises verifying up to n design cells in parallel, where n equals maximum number of concurrent execution supported by the computer system, and wherein all child design cells of each of the n design cells have been verified.
7. The computer implemented method of claim 1, wherein said method further comprises injecting a number of new intervening constituent design cells to re-express a design cell in terms of the newly injected intervening constituent design cells.
8. The computer implemented method of claim 7, wherein said injection of new intervening constituent design cells are performed using a selected one of a number of pattern based recognition techniques and a placement based technique.
9. The computer implemented method of claim 8, wherein said injection of new intervening constituent design cells using a placement based technique includes determining a number of metrics to profile placements of constituent design cells of the design cell, and generating the new intervening constituent design cells using the determined metrics.
10. An article of manufacture comprising:
a recordable medium having recorded thereon a plurality of programming instructions suitable for use to program an apparatus to enable the programmed apparatus to be able to generate a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design, and to verify the design cells in accordance with the cell based parallel verification order, with at least a plurality of the design cells being verified in parallel.
11. The article of manufacture of claim 10, wherein said plurality of programming instructions further enable the programmed apparatus to include as an integral part of said generation of the cell based parallel verification order, optimization of the call based parallel verification order to increase order distances between child and parent design cells.
12. The article of manufacture of claim 11, wherein said plurality of programming instructions further enable the programmed apparatus to include as an integral part of said optimization of the cell based parallel verification order, generation of a cell based topologically ordered data structure of the design cells, and adjustment of the cell based topologically ordered data structure to increase order distances between child and parent design cells without violating their topological order.
13. The article of manufacture of claim 12, wherein said plurality of programming instructions further enable the programmed apparatus to include as an integral part of said generation of the cell based topologically ordered data structure of the design cells, generation of a cell based depth-first sort data structure of the hierarchically organized design cells, and to include as an integral part of said adjustment of the cell based topologically ordered data structure, location of new verification positions for the design cells in a later verification direction subject to the topological order, and repositioning of the design cells to the new verification positions.
14. The article of manufacture of claim 13, wehrein said plurality of programming instructions further enable the programmed apparatus to include as an integral part of said location of new verification positions for the design cells, numbering of the design cells in accordance with the design cells's positions in a breadth-first sort data structure and determination of how far in the later verification direction each of the design cells can be repositioned without passing the particular design cell's parent design cell or other design cells with higher numbering.
15. The article of manufacture of claim 10, wherein said plurality of programming instructions enable the programmed apparatus to verify the design cells in accordance with the cell based parallel verification order with at least a plurality of the design cells being verified in parallel by verifying up to n design cells in parallel, where n equals maximum number of concurrent execution supported by the apparatus, and wherein all child design cells of each of the n design cells have been verified.
16. The article of manufacture of claim 10, wherein said plurality of programming instructions further enable the programmed apparatus to inject a number of new intervening constituent design cells to re-express a design cell in terms of the newly injected intervening constituent design cells.
17. The article of manufacture of claim 16, wherein said plurality of programming instructions further enable the programmed apparatus to inject the new intervening constituent design cells are employing a selected one of a number of pattern based recognition techniques and a placement based technique.
18. The article of manufacture of claim 17, wherein said plurality of programming instruction enable the programmed apparatus to inject the new intervening constituent design cells using a placement based technique by determining a number of metrics to profile placements of constituent design cells of the design cell, and generating the new intervening constituent design cells using the determined metrics.
19. The article of manufacture of claim 10, wherein the programming instructions are member programming instruction of an EDA tool.
20. A computer system comprising:
one or more storage devices having stored therein a plurality of programming instructinos, and for use to receive and store an integrated circuit design having a plurality of hierarchically organized design cells; and
a plurality of processors coupled to the one or more storage devices to execute the programming instructions to generate a cell based parallel verification data structure for the design cells, and to verify the design cells in accordance with the cell based parallel verification data structure, with at least a plurality of the design cells being verified in parallel.
21. The computer system of claim 20, wherein said processors further execute the plurality of programming instructions to optimize the cell based parallel verification order to increase order distances between child and parent design cells, while generating the parallel verification order.
22. The computer system of claim 21, wherein said processors further execute the plurality of programming instructions to generate a cell based topologically ordered data structure of the design cells, and to adjust the cell based topologically ordered data structure to increase order distances between child and parent design cells without violating their topological order, while optimizing the cell based parallel verification order.
23. The computer system of claim 22, wherein said processor further execute the plurality of programming instructions to generate a cell based depth-first sort data structure of the hierarchically organized design cells, while generating the cell based topologically ordered data structure of the design cells, and to locate new verification positions for the design cells in a later verification direction subject to the topological order, and reposition the design cells to the new verification positions, while generating the cell based topologically ordered data structure of the design cells.
24. The computer system of claim 23, wherein said processors further execute the plurality of programming instructions to number the design cells in accordance with the design cells' positions in a breadth-first sort data structure and to determine how far in the later verification direction each of the design cells can be repositioned without passing the particular design cell's parent design cell or other design cells with higher numbering, while locating new verification positions for the design cells.
25. The computer system of claim 20, wherein said processors execute the plurality of programming instructions to verify up to n design cells in parallel, where n equals maximum number of concurrent execution supported by the processors, and wherein all child design cells of each of the n design cells have been verified.
26. The computer system of claim 20, wherein said processors execute the plurality of programming instructions to inject a number of new intervening constituent design cells to re-express a design cell in terms of the newly injected intervening constituent design cells.
27. The computer system of claim 26, wherein said processors further execute the plurality of programming instructions to inject the new intervening constituent design cells, employing a selected one of a number of pattern based recognition techniques and a placement based technique.
28. The computer system of claim 27, wherein said processors further execute the plurality of programming instructions to determine a number of metrics to profile placements of constituent design cells of the design cell, and to generate the new intervening constituent design cells using the determined metrics, to inject the new intervening constituent design cells using the placement based technique.
29. An apparatus comprising:
means for determining a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design; and
means for verifying the design cells in accordance with the cell based parallel verification order, with at least some of the design cells being verified in parallel.
30. A method comprising the steps of:
a first step of determining a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design; and
a second step of verifying the design cells in accordance with the cell based parallel verification order, with at least some of the design cells being verified in parallel.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    An EDA tool is provided with the ability to determine a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design, and the ability to verify the design cells in accordance with the cell based parallel verification order, with at least some of the design cells being verified in parallel. In one embodiment, the EDA tool is also provided with the ability to re-express a design cell of the IC design in terms of a number of newly formed intervening constituent design cells, withthenew intervening constituent design cells being formed in accordance with a number of metrics profiling placements of original constituent design cells of the design cell. More specifically, the present invention relates to methods and apparatuses associated with processing an IC design.
  • [0003]
    2. Background Information
  • [0004]
    Because of the ever increasing complexity of IC designs, most modern IC designs are expressed in terms of hierarchically organized design cells. For example, an exemplary IC may be expressed in terms of a collection of placements of design cells A, B, C, . . . and various “interconnecting” geometric elements, whereas design cell A may in turn be likewise expressed as a collection of placements of design cells A1, A2, . . . , and various “interconnecting” geometric elements within cell A, design cell B expressed as a collection of placements of design cells B1, B2, . . . , and various “interconnecting” geometric elements within cell B, and so forth.
  • [0005]
    Additionally, prior to fabrication (especially those IC designs fabricated using sub-micron processes), various verification operations, including but not limited to design rule checks (such as spacing), RC analysis, and so forth, are performed to ensure the fabricated IC will function as designed. In order to verify a particular design cell, in view of the hierarchical nature of its organization, it is necessary to verify the context independent and context dependent portions of the design cell separately. The context dependent portion of the design cell is promoted upward recursively until it is a part of the context independent portion of a higher level design cell. A process known as “selective promotion”.
  • [0006]
    In order to facilitate efficient performance of these operations, various design cells injection techniques are employed to reduce the amount of selective promotions. Design cells injection is a process by which a design cell is re-expressed in terms of a number of artificially created design cells. For examples, a design cell A having placements of design cells A1, A2, A3, A4 and A5 may be re-expressed in terms of placements of artificially created design cells A10 and A11, where artificially created design cell A10 is comprised of placements of design cells A1 and A2, and artificially created design cell A11 is comprised of placements of design cells A3, A4 and A5. A particular “placement based” design cell injection technique is the subject of co-pending U.S. patent application Ser. No. 09/xxx,xxx, entitled “Placement Based Design Cell Injection Into An Integrated Circuit Design”, filed contemporaneously. Three other prior art design cell injection techniques are also described in the background section of the 'xxx patent application.
  • [0007]
    However, even with reduced selective promotion and employing some of the most powerful workstations known today, it is not uncommon for many of today's IC designs taking a day or two to be verified. The situation is expected to get worse as the complexity of IC designs continues to increase. Thus, additional techniques to further speed up the verification process is desired.
  • SUMMARY OF THE INVENTION
  • [0008]
    An EDA tool is provided with the ability to determine a cell based parallel verification order for a plurality of hierarchically organized design cells of an integrated circuit design, and the ability to verify the design cells in accordance with the cell based parallel verification order, with at least some of the design cells being verified in parallel. In one embodiment, the EDA tool is also provided with the ability to re-express a design cell of the IC design in terms of a number of newly formed intervening constituent design cells, with the new intervening constituent design cells being formed in accordance with a number of metrics profiling placements of original constituent design cells of the design cell.
  • BRIEF DESCRIPTION OF DRAWINGS
  • [0009]
    The present invention will be described by way of exemplary embodiments, but not limitations, illustrated in the accompanying drawings in which like references denote similar elements, and in which:
  • [0010]
    FIGS. 1-2 illustrate an overview of the cell based parallel verification of the present invention;
  • [0011]
    [0011]FIG. 3 illustrates the operational flow for generating an optimized cell based parallel verification order in accordance with one embodiment;
  • [0012]
    [0012]FIGS. 4a-4 c illustrate the operational flow for verifying multiple design cells in parallel in accordance with two embodiments;
  • [0013]
    [0013]FIG. 5 illustrates a sample application of the present invention;
  • [0014]
    [0014]FIG. 6 illustrates an EDA tool suite incorporated with the teachings of the present invention in accordance with one embodiment; and
  • [0015]
    [0015]FIG. 7 illustrates a computer system suitable for practicing the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0016]
    In the following description, various aspects of the present invention will be described. However, it will be apparent to those skilled in the art that the present invention may be practiced with only some or all aspects of the present invention. For purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the present invention. However, it will also be apparent to one skilled in the art that the present invention may be practiced without the specific details. In other instances, well known features are omitted or simplified in order not to obscure the present invention.
  • [0017]
    Parts of the description will be presented using terminology commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art, such as row/column coordinates, cut lines, horizontal/vertical orientations, and so forth. As well understood by those skilled in the art, these terminology are merely logical in nature to facilitate explanation of the present invention. Parts of the description will also be presented in terms of operations performed by a computer system, using terms such as tables, data and the like. As well understood by those skilled in the art also, these quantities take the form of electrical, magnetic, or optical signals capable of being stored, transferred, combined, and otherwise manipulated through mechanical and electrical components of a digital system; and the term digital system includes general purpose as well as special purpose data processing machines, systems, and the like, that are standalone, adjunct or embedded.
  • [0018]
    Various operations will be described as multiple discrete steps perfom ed in turn in a manner that is most helpful in understanding the present invention, however, the order of description should not be construed as to imply that these operations are necessarily performed in the order they are presented, or order dependent. Lastly, repeated usage of the phrase “in one embodiment” does not necessarily refer to the same embodiment, although it may.
  • [0019]
    Referring now to FIGS. 1-2, wherein an overview of the cell based parallel verification of the present invention is accordance with one embodiment is shown. As illustracted, EDA tool 102, incorporated with the teachings of the present invention, includes in particular, a number of verification functions 103, verification order generator/optimizer 104 and verification dispatcher 106. In accordance with the present invention, verification funcations 103 perform coventional verification functions such as DRC as LVS. Verification order generator/optimizer 104 determines cell based parallel verification order 108 for a number hierachically organized design cells of integrated circuit design 110, and verification dispatcher 106 dispatches the design cells for verification in parallel in accordance with cell based parallel verification order 108. Except for verification order generator/optimizer 104, verification dispatcher 106, and the manner verification functions 103 cooperate with dispatcher 106, which are described in further details below, EDA tool 102 is otherwise intended to represent a broad range of EDA tools known in the art, including in particular those tools having verification functions for performing design rule checks (DRC) and layout versus schematic (LVS).
  • [0020]
    As shown in FIG. 2, operationally, at 202, verification order generator/optimizer 104 determines cell based parallel verification order 108 for the hierarchically organized design cells of integrated circuit design 110. Preferably, cell based parallel verification order 108 is optimized with improved overall order distance separation between parent and child design cell. Order distance separation refers to the positional difference between the verification positions occupied by the parent and child design cells. In general, the larger the order distance separating the parent and child design cells, the greater the probability verification of the child design cell will be completed at the time when recource is available for use to verify the parent design cell. Thus, improved overall order distance separation between parent and child design cells results in reduction of the overall “waiting time” of the parent design cells.
  • [0021]
    At 204, verification dispatcher 106 dispatches the design cells for verification in parallel in accordance with generated cell based parallel verification order 108. As well be described in more detail below, in one embodiment, verification dispatcher 106 dispatches disign cell for verification in parellel, in cooperations with verification function 103. In an alternate embodiment, verification dispatcher 106 independently dispatches as many design cells without child design cell dependency for verification as possible, i.e. as many as resources of the underlying computer system on which the present invention is practiced will support.
  • [0022]
    [0022]FIG. 3 illustrates the operational flow for generating an optimized cell based verification order in accordance with one embodiment. As shown, at 302, verification order generator/optimizer 104 first generates a cell based topologically ordered data structure of the design cells of IC design 110. A particular example of a cell based topologically ordered data structure is a cell based depth-first sort list. Other topologically ordered data structure may also be employed. Next, at 304, verification order generator/optimizer 104 adjusts the cell based topologically ordered data structure to increase the order distaces between child and parent design cells, without violating their topological order.
  • [0023]
    In one embodiment where the depth-first sort list is employed as the topologically ordered data structure, to effectuate the optimization adjustment, verification order generator/optimizer 104 first numbers the design cells in the depth-first sort list in accordance with the design cells' positions in an alternate breadth-first sort list, e.g. 1, 2, 3 . . . from left to right, top to bottom. Then, starting from the earliest verification position (also referred to as the “bottom position” of the list), scanning in a later verification direction towards the later verification positions, verification order generator/optimizer 104 examines each design cell and determines if the design cell can be moved to a later verification position. (The latest verification position is also referred to as the “top position” of the list.)
  • [0024]
    In one embodiment, the move (or relocation) determination is made employing two heuristic rules. The first of these two heuristic rules is the rule that no design cell will be moved pass a design cell having a “breadth-first” number that denotes “earlier in position” then the “breadth-first” number of the design cell whose “relocation” is being contemplated, e.g. a design cell numbered 7 in accordance with the above described left to right, top to bottom manner, will not be moved pass a design cell numbered “6”. The second of these two heuristic rules is the rule that no design cell will be moved pass its parent design cell. (Note that as described earlier, all contemplated movements are in the later verification direction, i.e. towards the “top position” of the list.
  • [0025]
    In alternate embodiments, one or more other optimization techniques are employed either in lieu of or in addition to the above described depth-first and breadth-first approach to further enhancing the verification distance between the parent and child design cells. In one embodiment, these one or more other optimization techniques include reordering child design cells of the same generation in accordance with their content volumes. That is, a child design cell with more contents is given an earlier verification position than a child design cell of the same generation with less contents.
  • [0026]
    [0026]FIGS. 4a-4 c illustrates the operational flow of dispatching multiple design cells for verification in parallel in accordance with one embodiment, where the desired parallelism is cooperatively accomplished by dispatcher 106 and verification functions 103. As shown in FIG. 4a, at 402, dispatcher 106 creates n parallel verification threads of the desired verification function, where n typically is as large as the resources of the underlying computer system on which the present invention is practiced will support. For example, in an 8-way symmetric multiprocessor systems, where all 8 processors are available, dispatcher 106 creates 8 verification threads, one on each of the processor. For illustrative purpose, in the case of a Windows NT® system, each verification thread is created using “Create Thread”, whereas in the case of a UNIX® system, each verification thread is created using “pthread_create”. Windows NT is available from Microsoft, Inc. of Redmond, Wash., whereas UNIX is available from Sun Microsystems, Inc. of Mountain View, Calif. (marketed as Solaris).
  • [0027]
    Next, at 404, dispatcher 106 dispatches up to m design cells to fill a verification queue, where m is the smaller of the verification queue or the number of design cells requiring verification. Dispatcher 106 selects the m design cells starting from the earliest verification position, moving towards the latest verification position, in accordance with the verification order generated. If there are still residual design cells to be dispatched after dispatching the first m design cells, at 408, dispatcher 106 waits for the queue space to “open up”. The queue space “opens up”, when design cells are dequeued from the verification queue by verification functions 103. Upon detecting the availability of queue space, at 410, dispatcher 106 dispatches additional design cells to fill up the empty queue space, and continues its execution at 406.
  • [0028]
    Eventually, dispatcher 106 will determine at 406 that all design cells have been dispatched. At such time, dispatcher 106 waits for all remaining verifications to complete, 412. When all remaining verifications are completed, 414, dispatcher 106 terminates the verification threads it created.
  • [0029]
    [0029]FIG. 4b illustrates the operational flow of a verification thread of verification functions 103. As shown, at 422, the verification thread checks to determine if the verification queue is empty, and waits for the verification queue to become non-empty. Upon detecting that dispatcher 106 has dispatched design cells into the verification queue for verification, 424, the verification thread first examines the design cell placed at the head of the verification queue to determine if all dependency has been satisfied, i.e. the verification has been completed for all its child design cells. If not all dependency has been determined to be satisfied, the verification thread examines the next design cell in the verification queue, 428. The process continues until the verification thread finds a design cell having all dependency satisfied. At such time, the verification thread removes the design cell from the verification queue and verifies the design cell, 430. In one embodiment, if the verification thread is unable to find a design cell with all dependency satisfied, it repeats the process starting at the head of the verification queue or wait until new cells come to the verification queue. The process continues with multiple repeats if necessary until the verification thread finds a design cell with all dependency satisfied. FIG. 4c illustrates the operational flow of dispatcher 106 independently dispatching multiple design cells for verification in parallel in accordance with an alternate embodiment. As illustrated, at 442, verification dispatcher 106 first selects up to n design cells occupying the earliest verification positions and without child design cell dependency, and dispatches them for verification in parallel. In one embodiment, verification dispatcher 106 scans the cell based parallel verification order 108, starting from the earliest verification position, and determines for each design cell whether it is child design cell dependency free and if so, whether the resource of the underlying computer system can support its verification. If either the design cell is not child design cell dependency free or the resource of the underlying computer system is unable to support verification of the design cell, verification dispatcher 106 temporarily halts the “scanning”. In one embodiment, each design cell is dispatched for verification as an execution “thread”.
  • [0030]
    Upon having dispatched up to n design cells without child design cell dependency, verification dispatcher 106 waits for completion of at least one of the dispatched verifications at 444. Whenever verification of one of the previously dispatched design cell is completed, at 446, verification dispatcher 106 determines if there are additional design cells to be dispatched. If there are additional design cells to be dispatched, verification dispatcher 106 returns to 442 and dispatches as many design cells without child design cell dependency as the resource of the underlying computer system will support, as described earlier. On the other hand, if all design cells have been dispatched, at 448, verification dispatcher 106 determines if verifications of all previously dispatched design cells have been completed. If not all verifications of previously dispatched design cells have been completed, verification dispatcher 106 returns to 444 to wait for their completion. On the other hand, if verifications of all previously dispatched design cells have been completed, verification dispatcher 106 terminates the process.
  • [0031]
    The later approach enables the parallel dispatching to be accomplished through dispatcher 106 only, and therefore without requiring any modifications to conventional verification functions 103. However, the approach will require more thread creations and terminations. The earlier approach minimizes the number of thread creations and terminations. However, it requires small amount of coordinated enhancements to the otherwise conventional verification functions.
  • [0032]
    Experience has shown that the above described cell based parallel verification is superior to other types of parallel verification. For example, experience has shown that if parallel verification is attempted at the layer level, while it is a good source of parallelism, as there is little dependency between layers, the approach nevertheless has the disadvantage of requiring changes to a number of the common hierarchical data structures, such as the cell list, placement list, temporary layer usage, and so forth. Each of these data structures will have to be replicated for each layer to facilitate parallel layer verifications, resulting in significant increase in memory and storage usage. Similarly, parallelism may also be attempted at the scanline level. However, scanline level parallelism has the disadvantage of requiring changes to a number of the verification algorithms. In contrast, the above described cell based parallel approach does not have any of these disadvantages. In fact, experience has shown that the above described cell based approach is much superior in scalability than either the layer or the scanline approach.
  • [0033]
    [0033]FIG. 5 illustrates a sample application of the present invention. For the illustrated application, EDA tool 102 is also incorporated with the teachings of the above identified U.S. patent application Ser. No. 09/xxx,xxx, filed contemporaneously, for placement based design cell injections into an integrated circuit design. The 'xxx application is hereby fully incorporated by reference. In any event, at 502, EDA tool 102 systematically processes the design cells of IC design 110, and injects intervening constituent design cells where appropriate. In particular, for “flat” design cells, EDA tool 102 employs metrics to profile placements of constituent design cells of a particular design cell, and then uses the metrics to selectively group contents of the design cells to form new intervening constituent design cells to re-express the various “flat” design cells. As discussed in the incorporated by reference, contemporaneously filed co-pending application, the placement based design cell injection technique enables intervening constituent design cells to be injected even though the particular design cells' constituent deign cells do not exhibit any particular inter-cell relationship suitable for the application of either the homogeneous, overlapping or heterogeneous technique.
  • [0034]
    Upon injecting the intervening constituent design cells, including those injected employing the placement based technique, at 504, the EDA tool proceeds to generate a cell based parallel verification order, and to verify the design cells in parallel, wherever possible, in accordance with the generated cell based verification order, as described earlier, referencing FIGS. 2-4.
  • [0035]
    Referring now to FIG. 6, wherein an EDA tool suite incorporated with the teaching of the present invention is shown. As illustrated, EDA tool 600 includes a number of tools, in particular, verification tool 602. For the illustrated embodiment, verification tool 602 is incorporated with the teachings of the present invention, i.e. cell based parallel verification of an IC design, 604, as well as the teachings of the co-pending application, i.e. placement based design cells injection, 606.
  • [0036]
    [0036]FIG. 7 illustrates one embodiment of a computer system suitable for use to practice the present invention. As shown, computer system 700 includes a number of processors 702 and shared system memory 704 coupled to each other via processor bus 703. Computer system 700 also includes system bus 706, bridged to processor bus 703 by bus bridge 705. Coupled to system bus 706 are non-volatile mass storage 708, input/output devices 710, such as keyboard, displays, and so forth, and communication interfaces 712, such as modem, LAN interfaces, and so forth. Each of these elements perform its conventional functions known in the art. In particular, shared system memory 704 and non-volatile mass storage 708 are employed to store a working copy and a permanent copy of the programming instructions implementing the above described teachings of the present invention. Shared system memory 704 and non-volatile mass storage 706 may also be employed to store the IC design. The permanent copy of the programming instructions to practice the present invention may be loaded into non-volatile mass storage 708 in the factory, or in the field, through distribution source/medium 714 and communication interfaces 712. Examples of distribution medium 714 include recordable medium such as tapes, CDROM, DVD, and so forth. In one embodiment, the programming instructions are part of a collection of programming instructions implementing EDA tool 600 of FIG. 6. The constitution of elements 702-714 are well known, and accordingly will not be further described.
  • [0037]
    Thus, a method and apparatus for cell based parallel verification of an IC design has been described. While the present invention has been described in terms of the above illustrated embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described. The present invention can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of restrictive on the present invention.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7159196Feb 4, 2004Jan 2, 2007Hewlett-Packard Development Company, L.P.System and method for providing interface compatibility between two hierarchical collections of IC design objects
US7409656Sep 12, 2005Aug 5, 2008Cadence Design Systems, Inc.Method and system for parallelizing computing operations
US7657856Feb 2, 2010Cadence Design Systems, Inc.Method and system for parallel processing of IC design layouts
US7904852 *Sep 12, 2005Mar 8, 2011Cadence Design Systems, Inc.Method and system for implementing parallel processing of electronic design automation tools
US7913206Mar 22, 2011Cadence Design Systems, Inc.Method and mechanism for performing partitioning of DRC operations
US8448096Jun 30, 2006May 21, 2013Cadence Design Systems, Inc.Method and system for parallel processing of IC design layouts
US8516454Jun 30, 2009Aug 20, 2013Rocketick Technologies Ltd.Efficient parallel computation of dependency problems
US8751211Mar 25, 2009Jun 10, 2014Rocketick Technologies Ltd.Simulation using parallel processors
US9032377Jun 2, 2013May 12, 2015Rocketick Technologies Ltd.Efficient parallel computation of dependency problems
US9128748 *Apr 12, 2011Sep 8, 2015Rocketick Technologies Ltd.Parallel simulation using multiple co-simulators
US20040128638 *Dec 16, 2003Jul 1, 2004Kerzman Joseph PeterMethod and apparatus for selecting and aligning cells using a placement tool
US20050172245 *Feb 4, 2004Aug 4, 2005Anderson David M.System and method for providing interface compatibility between two hierarchical collections of IC design objects
US20100274549 *Mar 25, 2009Oct 28, 2010Rocketick Technologies Ltd.Design simulation using parallel processors
US20110067016 *Jun 30, 2009Mar 17, 2011Rocketick Technologies Ltd.Efficient parallel computation on dependency problems
US20110191092 *Aug 4, 2011Rocketick Technologies Ltd.Parallel simulation using multiple co-simulators
WO2009118731A3 *Mar 25, 2009Mar 11, 2010Rocketick Technologies LtdDesign simulation using parallel processors
Classifications
U.S. Classification716/111
International ClassificationG06F17/50
Cooperative ClassificationG06F17/5081
European ClassificationG06F17/50L3
Legal Events
DateCodeEventDescription
Jan 19, 1999ASAssignment
Owner name: MENTOR GRAPHICS CORPORATION, OREGON
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOZKUS, ZEKI;GRODD, LAURENCE W;REEL/FRAME:009725/0148
Effective date: 19990118
Dec 31, 2002CCCertificate of correction
Nov 4, 2005FPAYFee payment
Year of fee payment: 4
Oct 23, 2009FPAYFee payment
Year of fee payment: 8
Oct 11, 2013FPAYFee payment
Year of fee payment: 12