Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020051350 A1
Publication typeApplication
Application numberUS 09/824,015
Publication dateMay 2, 2002
Filing dateApr 3, 2001
Priority dateOct 20, 2000
Also published asUS6426879
Publication number09824015, 824015, US 2002/0051350 A1, US 2002/051350 A1, US 20020051350 A1, US 20020051350A1, US 2002051350 A1, US 2002051350A1, US-A1-20020051350, US-A1-2002051350, US2002/0051350A1, US2002/051350A1, US20020051350 A1, US20020051350A1, US2002051350 A1, US2002051350A1
InventorsMasayuki Take
Original AssigneeMitsubishi Denki Kabushiki Kaisha
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Load adjustment board and data processing apparatus
US 20020051350 A1
Abstract
The invention provides a circuit-mounted board which can improve the reliability in the operations of a system having expansion slots. The load adjustment board is a circuit-mounted board to be used by being inserted into the expansion slot of the system, and comprises a plurality of connection pins to obtain electric connection with another board, and devices each having variable electric property, such as a variable resistance or a variable capacitor, provided for each connection pin. One end of each device is connected to the respective connection pin, and the other end is fixed to the predetermined potential (ground, for example). The board is inserted into a vacant slot of the expansion slots of the system to suppress reflection noise etc.
Images(4)
Previous page
Next page
Claims(12)
What is claimed is:
1. A load adjustment board which is a board mounted with circuits and is to be inserted into an expansion slot of a data processing apparatus, comprising:
a plurality of connection pins to obtain electric connection in said expansion slot; and
devices each having variable electric properties,
each of said devices being provided for one of said plurality of connection pins, and one end of the device being connected to said one of said plurality of connection pins, and the other end of the device being connected to a node which supplies a predetermined potential.
2. The load adjustment board according to claim 1, wherein said device comprises a variable resistor, a variable capacitor, or a combination of these.
3. The load adjustment board according to claim 1, wherein said predetermined potential is a ground potential.
4. The load adjustment board according to claim 1 further comprising means for adjusting a length of wiring between the device and the connection pin.
5. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 1, the load adjustment board being inserted into the expansion slot.
6. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 2, the load adjustment board being inserted into the expansion slot.
7. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 3, the load adjustment board being inserted into the expansion slot.
8. A data processing apparatus comprising:
an expansion slot into which a board for expanding function of the device is inserted; and
the load adjustment board according to claim 4, the load adjustment board being inserted into the expansion slot.
9. The data processing apparatus according to claim 5, wherein said expansion slot is a memory expansion slot.
10. The data processing apparatus according to claim 6, wherein said expansion slot is a memory expansion slot.
11. The data processing apparatus according to claim 7, wherein said expansion slot is a memory expansion slot.
12. The data processing apparatus according to claim 8, wherein said expansion slot is a memory expansion slot.
Description
BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a circuit-mounted board to be inserted into an expansion slot of a data processing apparatus such as a computer system, more particularly to a load adjustment board capable of adjusting a load value thereof.

[0003] 2. Related Art

[0004]FIG. 4 shows a conventional memory module to be inserted into a memory expansion slot of a computer system or the like. The memory module 20 has a plurality of memory ICs 25 mounted on a printed circuit having a multi-layered structure. A contact 21 and each pin 25 a of the memory IC 25 are electrically connected to each other via internal wiring of the printed circuit or external wiring 27.

[0005]FIG. 5 shows the motherboard of the computer system in which the memory modules 20 are inserted. On the motherboard 52 with a multi-layered structure, a memory controller 54 and a plurality of sockets 38 a for memory module are mounted. Each memory module 20 is inserted into a socket 38 a. The memory controller 54 and the sockets 38 a are connected via internal wiring or external wiring 52 a so as to carry electric signals between the memory controller 54 and the memory ICs 25.

[0006] In the computer system shown in FIG. 5, when there is a vacant slot X of the slots 38 a on the motherboard 52 to which no memory module 20 is connected, the extremely light-weight load on the signal line of the vacant slot X may cause the system to malfunction due to undesired high frequency reflection noise or the like. This sometimes becomes a problem in the reliability of the operations of the system.

SUMMARY OF THE INVENTION

[0007] The present invention has been contrived to solve the above-mentioned problem, and has an object of providing a board mounted with circuits and capable of improving the reliability in the operations of the system having expansion slots.

[0008] A load adjustment board according to the present invention is a board mounted with circuits and is to be inserted into an expansion slot of a data processing apparatus. The load adjustment board comprises a plurality of connection pins to obtain electric connection in the expansion slot, and devices each having variable electric properties. Each of the devices is provided for one of the plurality of connection pins. The one end of the device is connected to the one of the plurality of connection pins, and the other end of the device is connected to a node which supplies a predetermined potential.

[0009] Thus, the insertion of the load adjustment board according to the present invention into the expansion slot can eliminate undesired high frequency components on the signal line of the slot and reduce reflection noise, thereby improving the reliability in the operations of the data processing apparatus.

[0010] In the load adjustment board, the device may comprise a variable resistor, a variable capacitor, or a combination of these. By using such an electrical property variable device, the load on the signal line can be adjusted in accordance with the drivability of the memory controller or the load of the memory modules.

[0011] The predetermined potential may be a ground potential. Fixing to the ground potential can cut off undesired high frequency components on the signal line of the slot to reduce reflection noise.

[0012] The load adjustment board may further comprise means for adjusting a length of wiring between the device and the connection pin. Thus the load on the signal line can be finely adjusted.

[0013] A data processing apparatus according to the present invention comprises an expansion slot into which a board for expanding function of the device is inserted, and the load adjustment board which is inserted into the expansion slot. In the data processing apparatus, the expansion slot may be a memory expansion slot.

[0014] According to the data processing apparatus of the present invention, inserting the above-described load adjustment board into an expansion slot such as a memory expansion slot cuts off undesired high frequency components on the signal line of the slot, and reflection noise, thereby improving the reliability in the operations of the device.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] A better understanding of the invention will be obtained by reading the description of the preferred embodiment below, with reference to the following drawings, in which:

[0016]FIG. 1A shows the load adjustment board of the present invention;

[0017]FIGS. 1B to 1D show examples of the chip devices mounted on the load adjustment board of the present invention;

[0018]FIG. 2 shows the structure of the computer which utilizes the load adjustment board of the present invention;

[0019]FIG. 3 shows a state of the motherboard where the load adjustment board of the present invention is inserted;

[0020]FIG. 4 shows a conventional memory module; and

[0021]FIG. 5 shows a state of the motherboard where the memory module is inserted.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0022] The embodiments of a load adjustment board of the present invention will be described as follows, with reference to the accompanying drawings.

[0023]FIG. 1A shows a load adjustment board of the present invention. The load adjustment board of the present invention is used by being inserted into a vacant slot of memory expansion slots of a data processing apparatus such as a computer, and reduces interruptions or reflection noise of undesired high frequency components developed on the signal line of the slot.

[0024] A load adjustment board 10 includes contacts 11 which are connection pins to obtain electric connection with the pins provided in the slot when the board 10 is inserted into the memory expansion slot. The contacts 11 are so arranged as to correspond to the pins set for the respective signal lines in the slots. The load adjustment board 10 contains electronic chip devices 13 having electric properties equivalent to resistance, capacitor, inductor or a circuit combining these in series or parallel. Each chip device 13 is provided for each contact 11 corresponding to the signal line. One end of each chip device 13 is connected to the corresponding contact 11 via wiring 10 a and the other end is connected or fixed to the ground potential. The ground potential is supplied from outside via the ground pin of the contact 11. Instead of the ground, the chip devices 13 can be connected to a node which supplies the predetermined potential (for example, the node which supplies a potential of the power supply voltage or a potential obtained by dividing the potential of the power supply voltage). Thus, each contact 11 of the load adjustment board 10 is terminated via the respective chip device 13. Some of the contacts 11 of the load adjustment board 10 can be terminated by being directly connected to a node which supplies a predetermined potential such as the ground without the intervention of the chip devices 13.

[0025] The chip devices 13 mounted on the load adjustment board 10 can be composed of an element whose electric physical characteristic is variable such as a variable resistor (refer to FIG. 1B), a variable capacitor (refer to FIG. 1C), or a parallel circuit of a variable resistor and a variable capacitor (refer to FIG. 1D). Using a device having variable electric properties as each chip device 13 makes it possible to adjust the load value of the load adjustment board 10 as desired.

[0026] In the load adjustment board 10 of the present embodiment, the length of the wiring 10 a between the chip devices 13 and the contacts 11 can be changeable. As shown in FIG. 1, this is realized by arranging relays 15 between the chip device 13 and the contact 11, and by selecting one of wiring patterns a and b having different lengths from each other so as to adjust the wiring length between the chip devices 13 and the contacts 11. The provision of the wiring patterns having different lengths makes the inductance and the like of the wiring patterns variable, thereby achieving fine adjustment of the value of the load of the load adjusting board 10.

[0027]FIG. 2 shows the structure of a computer in which the above described load adjusting board 10 is to be inserted. The computer 30 shown in FIG. 2 includes a CPU 32 which executes predetermined programs. The CPU 32 is connected, via a bus 34 for carrying data and control signals, to a ROM 36, a memory expansion slot unit 38, a hard disk 40, a display section 42, an input operation section 44, an expansion slot unit 46, and a network interface 48. The ROM 36 stores basic programs and data executed in the CPU 32. The display section 42 comprises a liquid crystal display (LCD) or a CRT display. The input operation section 44 comprises a keyboard or a mouse. The memory expansion slot unit 38 comprises a plurality of slots into which memory modules for increasing total memory capacity are inserted. The load adjustment board 10 is used in a vacant slot in the memory expansion slot unit 38. The expansion slot unit 46 comprises slots into which expansion boards to expand functions of the computer or connect with other apparatuses are inserted.

[0028]FIG. 3 shows a state of the load adjustment board 10 of the present embodiment mounted on the motherboard of the computer. On the motherboard 52 having a multi-layered structure, a memory controller 54 and sockets 38 each provided for a slot of the memory expansion slot unit 38 are mounted. In the memory expansion slot unit 38, necessary memory modules 20 are inserted into the sockets 38 a. The load adjustment board 10 is inserted in the socket 38 a of a vacant slot. The memory controller 54 and the sockets 38 a are electrically connected via the internal wiring or external wiring 52 a of the motherboard 52.

[0029] As described above, the insertion of the load adjustment board 10 of the present embodiment into a slot of the computer applies a load on the signal lines so as to cut off undesired high frequency components, thereby reducing reflection noise and the like. Since the chip devices 13 are each comprising an element whose electric physical characteristic is variable such as a variable resistance or a variable capacitor, the load on the signal lines can be adjusted in accordance with the drivability of the memory controller or the load of the memory modules 20. In addition, the changeable length of the wiring for the chip devices 13 realizes fine adjustment of the load on the signal line.

[0030] Although in this embodiment the description is made so that the load adjustment board is inserted into a slot for memory expansion, the board may be so structured as to be inserted into an expansion slot which is connected with external apparatus or to expand functions.

[0031] Although the present invention has been described in connection with specified embodiments thereof, many other modifications, corrections and applications are apparent to those skilled in the art. Therefore, the present invention is not limited by the disclosure provided herein but limited only to the scope of the appended claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7761623Aug 30, 2007Jul 20, 2010Virident Systems, Inc.Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US7761624Aug 30, 2007Jul 20, 2010Virident Systems, Inc.Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
US7761625Aug 30, 2007Jul 20, 2010Virident Systems, Inc.Methods for main memory with non-volatile type memory modules, and related technologies
US7761626Aug 30, 2007Jul 20, 2010Virident Systems, Inc.Methods for main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
US7774556Nov 5, 2007Aug 10, 2010Virident Systems Inc.Asymmetric memory migration in hybrid main memory
US7818489Nov 5, 2007Oct 19, 2010Virident Systems Inc.Integrating data from symmetric and asymmetric memory
US7913055Nov 5, 2007Mar 22, 2011Virident Systems Inc.Seamless application access to hybrid main memory
US7930513Nov 5, 2007Apr 19, 2011Virident Systems Inc.Writing to asymmetric memory
US8051253Sep 28, 2007Nov 1, 2011Virident Systems, Inc.Systems and apparatus with programmable memory control for heterogeneous main memory
US8074022Sep 28, 2007Dec 6, 2011Virident Systems, Inc.Programmable heterogeneous memory controllers for main memory with different memory modules
US8156288Aug 9, 2010Apr 10, 2012Virident Systems Inc.Asymmetric memory migration in hybrid main memory
US8156302Oct 7, 2010Apr 10, 2012Virident Systems Inc.Integrating data from symmetric and asymmetric memory
US8189328Oct 22, 2007May 29, 2012Virident Systems, Inc.Methods and apparatus of dual inline memory modules for flash memory
US8205061Mar 15, 2011Jun 19, 2012Virident Systems Inc.Seamless application access to hybrid main memory
US8266407Mar 22, 2011Sep 11, 2012Virident Systems Inc.Writing to asymmetric memory
US8364867Jul 6, 2010Jan 29, 2013Virident Systems, Inc.Systems and apparatus for main memory
US8370547Jul 6, 2010Feb 5, 2013Virident Systems, Inc.System and apparatus with a memory controller configured to control access to randomly accessible non-volatile memory
US8370548Jul 8, 2010Feb 5, 2013Virident Systems, Inc.Methods of assembly of a computer system with randomly accessible non-volatile memory
US8380898Jul 8, 2010Feb 19, 2013Virident Systems, Inc.Methods for main memory with non-volatile type memory modules
US8417873Jun 24, 2009Apr 9, 2013Virident Systems, Inc.Random read and read/write block accessible memory
US8521967Jun 24, 2009Aug 27, 2013Virident Systems, Inc.Network computing systems having shared memory clouds with addresses of disk-read-only memories mapped into processor address spaces
US8555002Apr 10, 2012Oct 8, 2013Virident Systems Inc.Asymmetric memory migration in hybrid main memory
US8555024Apr 10, 2012Oct 8, 2013Virident Systems Inc.Integrating data from symmetric and asymmetric memory
US8639910Sep 10, 2012Jan 28, 2014Virident Systems Inc.Handling writes to a memory including asymmetric and symmetric components
US8745314Jun 24, 2009Jun 3, 2014Virident Systems, Inc.Methods for a random read and read/write block accessible memory
WO2008039886A2 *Sep 27, 2007Apr 3, 2008Virident Systems IncMain memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies
Classifications
U.S. Classification361/760
International ClassificationG06F3/00, G11C5/00, H05K1/14, H05K1/02, G06F13/16, H05K9/00
Cooperative ClassificationH05K1/14, H05K1/141, H05K1/0246, H05K2201/10196, H05K2201/044, H05K2201/10022, H05K9/0064, H05K1/0231
European ClassificationH05K1/02C4R, H05K9/00D
Legal Events
DateCodeEventDescription
Sep 21, 2010FPExpired due to failure to pay maintenance fee
Effective date: 20100730
Jul 30, 2010LAPSLapse for failure to pay maintenance fees
Mar 8, 2010REMIMaintenance fee reminder mailed
Jan 6, 2006FPAYFee payment
Year of fee payment: 4
Apr 3, 2001ASAssignment
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKE, MASAYUKI;REEL/FRAME:011684/0432
Effective date: 20010307
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA 2-3, MARUNOUCHI
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKE, MASAYUKI /AR;REEL/FRAME:011684/0432