|Publication number||US20020055253 A1|
|Application number||US 09/992,939|
|Publication date||May 9, 2002|
|Filing date||Nov 5, 2001|
|Priority date||Nov 9, 2000|
|Also published as||DE10055421A1, US6436821, US6646314, US20020171150|
|Publication number||09992939, 992939, US 2002/0055253 A1, US 2002/055253 A1, US 20020055253 A1, US 20020055253A1, US 2002055253 A1, US 2002055253A1, US-A1-20020055253, US-A1-2002055253, US2002/0055253A1, US2002/055253A1, US20020055253 A1, US20020055253A1, US2002055253 A1, US2002055253A1|
|Original Assignee||Joachim Rudhard|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (27), Classifications (9), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
 Methods for producing a micromechanical structure or micromechanical structures are already known, in which a movable silicon structure and a stationary silicon structure are provided which are movable relative to one another.
 The method according to the present invention for producing a micromechanical structure, and the micromechanical structure of the present invention have the advantage that superficial, conductive metal-silicide layers are provided. Electrostatic surface charges on the micromechanical structures can be prevented by these conductive metal-silicide layers. Adhesion of the micromechanical structures to one another is thereby also reduced.
 The metals indicated are especially suitable for forming metal-silicide layers. Both polycrystalline and monocrystalline silicon is suitable as material for the structures. The method can be used particularly easily in connection with producing silicon structures on sacrificial layers, particularly on a support.
FIG. 1 shows a first method step for producing a micromechanical structure.
FIG. 2 shows a second method step for producing a micromechanical structure.
FIG. 3 shows a third method step for producing a micromechanical structure.
FIG. 4 shows a fourth method step for producing a micromechanical structure.
FIG. 5 shows a fifth method step for producing a micromechanical structure.
FIG. 6 shows a sixth method step for producing a micromechanical structure.
FIG. 7 shows a top view of a micromechanical structure.
FIG. 1 shows a cross-section through a silicon layer 1 that is arranged by way of a sacrificial layer 2 on a support 3. The layer thicknesses shown here are not true to scale. Typically, silicon layer 1 is between 2 and approximately 30 μm thick. Layer thicknesses on the order of magnitude of a few micrometers are usually used for sacrificial layer 2. For support 3, usually boards (plates) having a thickness of more than 500 μm are used, since only in this way is a sufficient mechanical stability of the entire construction provided.
 Silicon layer 1 can be made both of polycrystalline silicon and of monocrystalline silicon. For sacrificial layer 2, any material is suitable which can be etched selectively with respect to the silicon of layer 1. A typical material for a sacrificial layer 2 is, for example, silicon oxide or phosphorus silicate glass. Support 3 should, above all, ensure a stable mechanical construction. Customary materials for support 3 are, for example, silicon, silicon oxide or ceramic materials.
 A preferred construction is made of a silicon wafer for support 3, a sacrificial layer of silicon oxide and a polycrystalline silicon layer 1.
 Applied on the top side of silicon layer 1 is a masking 4 which, in FIG. 1, is already patterned. Patterned masking 4 is used to introduce a structure into silicon layer 4 in an etching step. Metals, silicon oxide, silicon nitride, photo-resist or a multilayer build-up of these materials are suitable as materials for masking 4. In the following etching step, an etch attack of silicon layer 1 takes place only where it is not covered by masking 4.
FIG. 2 shows the result of such an etching step used on the layer construction according to FIG. 1. By etching in using an anisotropic etching process, which in particular forms vertical etching flanks, trenches 5 have been introduced into silicon layer 1. Trenches 5 subdivide silicon layer 1 into individual structures 6.
 Anistropic plasma etching methods based on fluorine-containing gas mixtures are particularly suitable for structuring silicon layer 1. Such methods are capable of producing vertical etching flanks for trenches 5.
 In a further processing step, a metal layer 7 is now deposited. This is shown in cross-section in FIG. 3. As FIG. 3 shows, metal layer 7 is deposited in such a way that a more or less uniform deposition results on the entire surface of structures 6 and in trenches 5. In this context, metals are used for metal layer 7 which, by way of a thermal treatment, are able to form a metal silicide with the silicon of silicon layer 1. For example, the metals titanium, zirconium, hafnium, vanadium, chromium, niobium, tantalum, molybdenum, tungsten, cobalt, nickel, palladium and platinum are suitable. These metals are able to form metal silicides which exhibit good electrical conductivity. For example, a particularly suitable material is platinum.
 Metal layer 7 must be deposited in such a way that as good a covering as possible results both on the edges and on the vertical side walls of structures 6. In this context, a suitable thickness of metal layer 7 can lie between a few nanometers to several 100 nanometers. Suitable deposition methods are, for example, physical methods such as sputtering or vapor deposition of metal layers. Furthermore, metal layer 7 can also be implemented by chemical methods such as the CVD (chemical vapor deposition) method.
 In a next process step, a metal silicide is now formed. This is shown in FIG. 4. The metal silicide is formed by a thermal treatment, in that the layer construction according to FIG. 3 is exposed to a temperature between, for example, 400° C. and 800° C. Naturally, the selection of the temperature also depends upon the metal used for metal layer 7. For platinum, a temperature between 400° C. and 800° C. is sufficient. This thermal process can be carried out for a few minutes or a few hours depending upon the temperature and the material for the metal. As can be seen in FIG. 4, a superficial metal-silicide layer 8 forms where the metal of metal layer 7 is in direct contact with the silicon of structures 6. In this context, a part of superficial metal layer 7 is used up, or, if metal layer 7 is very thin, this metal layer is completely converted into metal silicide. Since the top side of silicon structures 6 is still covered with masking layer 4, no metal-silicide layer forms in this region. Since in the lower region of trenches 5, metal layer 7 lies on sacrificial layer 2, no metal silicide forms there either.
 As a next processing step, metal layer 7 is now etched selectively with respect to metal-silicide layer 8. The chemical properties of metals and metal silicides differ markedly. It is therefore possible, by suitable chemicals, to dissolve metal layer 7 in an etching medium, while the metal-silicide layer is not dissolved by the etching medium. For example, when using platinum for metal layer 7, this platinum layer can be etched by hot aqua regia (nitrohydrochloric acid), while at the same time, the corresponding metal silicide (platinum silicide) is not attacked by this etching medium. By dipping the layer construction according to FIG. 4 into hot aqua regia, metal layer 7 can thus be selectively removed, and metal-silicide layers 8 remain on the surface of silicon structures 6. The result of this etching process is shown in cross-section in FIG. 5. As can be seen there, silicon structures 6 now have vertical side walls which are provided with a metal-silicide layer 8. Masking layers 4, which likewise were not attacked by the etching medium, are still arranged on the top side. For example, in the case of platinum, silicon oxide is a correspondingly suitable masking material for masking 4. It can also be seen in FIG. 5 that no metal layer 7 whatsoever has remained on the structure.
FIG. 6 shows the result of a further processing step, the etching of sacrificial layer 2; the etching is carried out in such a way that only middle silicon structure 6 is undercut, that is to say, sacrificial layer 2 is completely removed underneath this structure. However, sacrificial layer 2 remains in both silicon structures 6 situated to the right and to the left. Thus, a central, movable silicon structure 10 is produced which is arranged between two stationary silicon structures 11. Silicon structures 10 and 11 have vertical side walls whose surfaces are provided with a metal-silicide layer 8.
FIG. 7 shows, by way of example, a top view of a micromechanical element which has such a movable silicon structure 10 between two stationary silicon structures 11. Also shown schematically is a line of intersection VI-VI which corresponds roughly to FIG. 6. FIG. 6 corresponds only approximately to line of intersection VI-VI, since in FIG. 6, stationary structures 11 to the right and to the left are not shown completely, but are only shown cut off. The reason for this is that the extension of stationary structures 11 to the right and to the left in FIG. 6 would have to be shown considerably larger, which can no longer be reasonably depicted graphically.
FIG. 7 shows here a top view of a micromechanical element, in which a movable structure 10 is arranged between two stationary structures 11. As can be seen, movable structure 10 is joined to a bearing block 12. Stationary structures 11 and bearing block 12 are joined to an underlying support 3 by remnants of a sacrificial layer 2 (which cannot be seen in the top view of FIG. 7). However, movable structure 10 is not joined to underlying support 3. Because of its geometrical dimension, here especially as a long, thin tongue, movable structure 10 is so designed that it is movable relative to substrate 3, and thus also relative to stationary structures 11, by a force influence. Such structures are usable, for instance, as acceleration sensors.
 In the case of such micromechanical structures having movable elements and stationary elements, the use of the material silicon is not completely without its problems, since the material silicon is a semi-conductive material. When working with such semi-conductive materials, superficial electrostatic charges cannot be completely ruled out. Such electrostatic surface charges generate forces between the micromechanical structures, particularly when the distances between the structures are small. Because of the poor conductivity of silicon, such electrostatic surface charges can only poorly equalize. Furthermore, when working with micromechanical structures, adhesion of the structures to one another again is always observed. By using a superficial metal-silicide layer, the conductivity of the silicon structures is reduced at least in the area on the surface. The surface charges can be reduced more easily, since they can now move easily both on the surface and into the depth of the silicon. Surface charges are thus reduced by this measure. In addition, this measure has proven to be capable of reducing adhesion of the micromechanical structures to one another.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7556917||Nov 14, 2007||Jul 7, 2009||Idc, Llc||Method for manufacturing an array of interferometric modulators|
|US7561321||Dec 19, 2007||Jul 14, 2009||Qualcomm Mems Technologies, Inc.||Process and structure for fabrication of MEMS device having isolated edge posts|
|US7587104||Apr 16, 2008||Sep 8, 2009||Idc, Llc||MEMS device fabricated on a pre-patterned substrate|
|US7660031||Feb 7, 2008||Feb 9, 2010||Qualcomm Mems Technologies, Inc.||Device and method for modifying actuation voltage thresholds of a deformable membrane in an interferometric modulator|
|US7664345||Apr 16, 2008||Feb 16, 2010||Qualcomm Mems Technologies, Inc.||MEMS device fabricated on a pre-patterned substrate|
|US7684104||Aug 22, 2005||Mar 23, 2010||Idc, Llc||MEMS using filler material and method|
|US7706042||Dec 20, 2006||Apr 27, 2010||Qualcomm Mems Technologies, Inc.||MEMS device and interconnects for same|
|US7706044||Apr 28, 2006||Apr 27, 2010||Qualcomm Mems Technologies, Inc.||Optical interference display cell and method of making the same|
|US7711239||Apr 19, 2006||May 4, 2010||Qualcomm Mems Technologies, Inc.||Microelectromechanical device and method utilizing nanoparticles|
|US7719752||Sep 27, 2007||May 18, 2010||Qualcomm Mems Technologies, Inc.||MEMS structures, methods of fabricating MEMS components on separate substrates and assembly of same|
|US7723015||Aug 1, 2007||May 25, 2010||Qualcomm Mems Technologies, Inc.||Method for manufacturing an array of interferometeric modulators|
|US7733552||Mar 21, 2007||Jun 8, 2010||Qualcomm Mems Technologies, Inc||MEMS cavity-coating layers and methods|
|US7763546||Aug 2, 2006||Jul 27, 2010||Qualcomm Mems Technologies, Inc.||Methods for reducing surface charges during the manufacture of microelectromechanical systems devices|
|US7781850||Mar 25, 2005||Aug 24, 2010||Qualcomm Mems Technologies, Inc.||Controlling electromechanical behavior of structures within a microelectromechanical systems device|
|US7790611 *||May 17, 2007||Sep 7, 2010||International Business Machines Corporation||Method for FEOL and BEOL wiring|
|US7795061||Dec 29, 2005||Sep 14, 2010||Qualcomm Mems Technologies, Inc.||Method of creating MEMS device cavities by a non-etching process|
|US7835093||Feb 8, 2010||Nov 16, 2010||Qualcomm Mems Technologies, Inc.||Methods for forming layers within a MEMS device using liftoff processes|
|US7863079||Feb 5, 2008||Jan 4, 2011||Qualcomm Mems Technologies, Inc.||Methods of reducing CD loss in a microelectromechanical device|
|US7864403||Mar 27, 2009||Jan 4, 2011||Qualcomm Mems Technologies, Inc.||Post-release adjustment of interferometric modulator reflectivity|
|US7952789||Mar 8, 2010||May 31, 2011||Qualcomm Mems Technologies, Inc.||MEMS devices with multi-component sacrificial layers|
|US8285089||Feb 9, 2012||Oct 9, 2012||Qualcomm Mems Technologies, Inc.||MEMS device fabricated on a pre-patterned substrate|
|US8486279 *||Nov 12, 2008||Jul 16, 2013||Nivarox-Far S.A.||Silicon-metal composite micromechanical component and method of manufacturing the same|
|US20050078348 *||Mar 29, 2004||Apr 14, 2005||Wen-Jian Lin||Structure of a micro electro mechanical system and the manufacturing method thereof|
|US20100243603 *||Nov 12, 2008||Sep 30, 2010||Nivarox-Far S.A.||Silicon-metal composite micromechanical component and method of manufacturing the same|
|CN102491253A *||Nov 29, 2011||Jun 13, 2012||北京大学||Processing method of different-height silicon structures|
|WO2006036385A1 *||Aug 22, 2005||Apr 6, 2006||Idc Llc||Mems device fabricated on a pre-patterned substrate|
|WO2013020080A1 *||Aug 3, 2012||Feb 7, 2013||Robert Bosch Gmbh||Coated capacitive sensor|
|International Classification||B81C1/00, B81B3/00|
|Cooperative Classification||B81B2201/0235, B81C2201/112, B81B3/0008, B81B3/0086|
|European Classification||B81B3/00S8, B81B3/00F4|
|Nov 5, 2001||AS||Assignment|
|Sep 16, 2003||CC||Certificate of correction|
|Feb 17, 2006||FPAY||Fee payment|
Year of fee payment: 4
|Feb 11, 2010||FPAY||Fee payment|
Year of fee payment: 8
|Mar 28, 2014||REMI||Maintenance fee reminder mailed|
|Aug 20, 2014||LAPS||Lapse for failure to pay maintenance fees|
|Oct 7, 2014||FP||Expired due to failure to pay maintenance fee|
Effective date: 20140820