Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20020064073 A1
Publication typeApplication
Application numberUS 09/726,473
Publication dateMay 30, 2002
Filing dateNov 30, 2000
Priority dateNov 30, 2000
Also published asUS6434033, US20020196671
Publication number09726473, 726473, US 2002/0064073 A1, US 2002/064073 A1, US 20020064073 A1, US 20020064073A1, US 2002064073 A1, US 2002064073A1, US-A1-20020064073, US-A1-2002064073, US2002/0064073A1, US2002/064073A1, US20020064073 A1, US20020064073A1, US2002064073 A1, US2002064073A1
InventorsPien Chien
Original AssigneePien Chien
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Dram module and method of using sram to replace damaged dram cell
US 20020064073 A1
Abstract
A DRAM module and a method of replacing a damaged DRAM cell in the DRAM module with a SRAM. The DRAM module has at least a non-volatile memory and a DRAM control logic circuit. In the process of replacing the damaged DRAM with the SRAM, the damaged address data is compared to DRAM address data. If the data are consistent, the address of the SRAM is used to access data. Meanwhile, the output enabling signal of the DRAM cell is turned off. It can thus assist the computer to correctly find the good DRAM cell for data access, so as to ensure a normal operation of the computer.
Images(3)
Previous page
Next page
Claims(24)
What is claimed is:
1. A DRAM module using a SRAM to replace a damaged DRAM cell, the DRAM module coupled to a system bus and being activated by a power up signal, comprising:
a damaged address recorder, to pre-store a plurality of damaged address data, and to output the damaged address data by a power up signal;
a content addressable memory, coupled to the damaged address recorder, to write the damaged address data therein, and to receive a DRAM address data to compare to the damaged address data to output a match signal;
a SRAM, coupled to the content addressable memory to receive the match signal, and to access a data signal according to the match signal and a DRAM control signal;
a DRAM, coupled to the content addressable memory to receive the match signal and the DRAM address data, and to access the data signal according to the match signal, the DRAM address signal and the DRAM control signal; and
a DRAM control logic circuit, coupled to the system bus, the content addressable memory, the DRAM control signal and the data signal, to perform one of the following operations:
data signal access in the SRAM;
data signal access in the DRAM; and
data written into the content addressable memory.
2. The DRAM module according to claim 1, wherein the damaged address recorder comprises a flash memory.
3. The DRAM module according to claim 1, wherein the damaged address recorder comprises an electrically erasable programmable read only memory.
4. The DRAM module according to claim 1, wherein the damaged address recorder comprises an electrically programmable read only memory.
5. The DRAM module according to claim 1, wherein the damaged address recorder comprises a programmable logic array.
6. The DRAM module according to claim 1, wherein the damaged address recorder comprises a programmable fuse.
7. The DRAM module according to claim 1, wherein the damaged address data are written in the content addressable memory by a software.
8. The DRAM module according to claim 1, wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and to disable an output enabling signal of the DRAM.
9. The DRAM module according to claim 1, wherein when the DRAM address data is not the same as any of the damaged address data, the match signal is disabled, so that the DRAM is operated normally without enabling the SRAM.
10. The DRAM module according to claim 1, wherein the damaged address data provides a parity bit to determine whether the damaged address data are either valid or invalid data.
11. The DRAM module according to claim 10, wherein when the damaged address data are invalid data, the parity bit disables the match signal.
12. A method of using a SRAM to replace a damaged DRAM cell, comprising comparing a plurality of damaged address data to a DRAM address data, so as to output a match data to enable a certain address the SRAM, and to disable an output enabling signal of the DRAM.
13. The method according to claim 12, wherein the DRAM is operated normally when the DRAM address data is different from any of the damaged address data.
14. An apparatus using a SRAM to replace a damaged DRAM cell, coupled to a SRAM, a DRAM and a system bus, the apparatus comprising:
a damaged address recorder, to pre-store a plurality of damaged address data;
a content addressable memory, coupled to the damaged address recorder, the SRAM and the DRAM, to compare the damaged address data with a DRAM address data to output a match signal; and
a DRAM control logic circuit, coupled to the system bus, the content addressable memory, the DRAM and the SRAM, to receive the DRAM address data, a DRAM control signal and a data signal, to perform one of the following operations:
data signal processing in the SRAM;
data signal processing in the DRAM; and
writing the data signal in the content addressable memory.
15. The apparatus according to claim 14, wherein the damaged address data comprises a flash memory.
16. The apparatus according to claim 14, wherein damaged address data comprises an electrically erasable programmable read only memory.
17. The apparatus according to claim 14, wherein the damaged address data comprises an electrically programmable read only memory.
18. The apparatus according to claim 14, wherein the damaged address data comprises a programmable logic array.
19. The apparatus according to claim 14, wherein the damaged address data comprises a programmable fuse.
20. The apparatus according to claim 14, wherein the damaged address data are written into the content addressable memory by a software.
21. The apparatus according to claim 14, wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and an output enabling signal of the DRAM is disabled.
22. The apparatus according to claim 14, wherein when the DRAM address signal is different from any of the damaged address data, the match signal is disabled, the SRAM is not enabled, and the DRAM is operated normally.
23. The apparatus according to claim 14, wherein the damaged address data provide a parity bit to determine whether the damaged address data are valid or invalid data.
24. The apparatus according to claim 14, wherein the parity bit disable the match signal when the damaged address data are invalid.
Description
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The invention relates in general to a dynamic random access memory (DRAM) module and a method of using a static random access memory (SRAM) to replace the damage DRAM cell in the DRAM module.
  • [0003]
    2. Description of the Related Art
  • [0004]
    In the development of the personal computer, the DRAM plays a very important role. From the early unit of kilobyte to the current unit of Megabyte, the memory capacity has been continuously expanded. Plus that the processing speed of the central processing unit (CPU) keeps increasing, the data process and operation capability of the modem computer has been greatly advanced. The capacity of DRAM is an indicate the processing capability of the CPU. With a large capacity of the DRAM, more data can be processed, and more programs can be open at a time for the computer.
  • [0005]
    [0005]FIG. 1 shows a conventional DRAM module. The data access method is described as follows. During a reading operation, the DRAM control logic circuit 20 receives an address data from a system bus 25. The address data is decoded and compared to the address data in the DRAM 10. When the DRAM control signal is a reading command, the DRAM puts the data of this address in the system bus 25 via the DRAM control logic circuit 20 to complete the reading operation.
  • [0006]
    In a writing operation, the DRAM control logic circuit 20 receives an address data from the system bus. The address data is decoded and compared to the address of the DRAM 10. When the DRAM control signal is a write command, the DRAM 10 puts the data in the system bus 25 to the address via the DRAM control logic circuit 20 to complete the write operation.
  • [0007]
    However, when one of the DRAM module is damaged, error will occur in the data stored therein, or incorrect data will be stored. The whole module thus has to be abandoned and replaced by a new DRAM module to retrieve the normal operation of the computer. Or alternatively, if some of the memory cells are damaged while fabricating the DRAM in the manufacture, these damaged DRAM's with defects cannot be used to fabricate the DRAM module. The abandonment is inevitable to cost a great loss. The above conventional DRAM module cannot be applied while damaged memory cell occurs to cause a great waste.
  • SUMMARY OF THE INVENTION
  • [0008]
    The invention provides a DRAM module with a SRAM to replace a damaged DRAM cell, and a method of the same. The damaged address data is compared to a DRAM address data. When the damaged address data is identical to the DRAM address data, an address of a SRAM is used for data access, and an output enabling signal of the DRAM is turned off.
  • [0009]
    The above DRAM module with the SRAM to replace the damaged DRAM cell comprises at least a non-volatile memory and a DRAM control logic circuit.
  • [0010]
    The non-volatile memory is used as an initial program lead. The damaged address data are saved in an content addressable memory via a power on operation. The content addressable memory is coupled to the non-volatile memory, the DRAM, and the SRAM. While receiving the address data of the DRAM, the damaged address data are compared to the address of the DRAM to output a match signal. The DRAM control logic circuit is coupled to a system bus, the content addressable memory, the DRAM and the SRAM for receiving the address data, the DRAM control signal and the data signal. According to the DRAM control signal, the data signal is accessed in the SRAM. Or alternatively, according to address of the DRAM and the DRAM control signal, the data signal is accessed in the DRAM. In another alternative, the data signal is written in the content addressable memory according to the DRAM control signal and the address data of the DRAM.
  • [0011]
    The invention uses a SRAM to replace the damaged DRAM cell. The damaged address data is compared the to address data of the DRAM to output the match data to enable the certain address of the SRAM. Meanwhile, the output enabling signal of the DRAM is turned off.
  • [0012]
    In addition, the step of removing the surface portion of the substrate to have the substrate coplanar with the oxide layer in the trench does not damage the substrate surface around the trenches.
  • [0013]
    Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0014]
    [0014]FIG. 1 shows a conventional DRAM module;
  • [0015]
    [0015]FIG. 2 shows a connection between an content addressable memory and a SRAM; and
  • [0016]
    [0016]FIG. 3 is a block diagram showing a DRAM module using a SRAM to replace the damaged DRAM cell.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0017]
    Referring to FIG. 2, a connection between a content addressable memory (CAM) 30 and a SRAM 40 are illustrated. The content addressable memory 30 is a special and seldom used memory, however, very useful in high speed look up table. The content addressable memory 30 can receive a data word as the input (A0˜An). When the data stored in the content addressable memory array 30 is the same as the data word, a match signal is generated to indicate that the data of the address and the data word are the same. The content addressable memory 30 can be used as a normal SRAM for data access. However, the structure of the content address memory 30 is more complicated compared to the SRAM 40. The circuit structure of the SRAM 40 includes selecting the bit lines (D0˜Dn) to read or write the data in the memory cell.
  • [0018]
    In this embodiment, during the write cycle, the damaged address data can be written into the content addressable memory 30. The operation for this step is the same as the operation of a SRAM. That is, one word line (CAM WL0˜CAM WLn) is selected, and the damaged address data is stored in the bit line (A0˜An) and written into the memory cell. In a non-comparison cycle, all the match signals will be precharged to a high voltage. In a comparison cycle, all the word lines are turned off, and a DRAM address data used for comparison is put in the bit lines (A0˜An). If one of the damaged address data is the same as the DRAM address, a certain match signal is grounded, while other match signals are maintained at a high voltage. Being grounded, the certain match signal is going through a reverse amplifier 60 and becomes an input for one of the word line (SRAM WL0˜SRAM WLn) of the SRAM 40. The data access can be operated in a SRAM cell that the word line refers via the bit lines (D0˜Dn). In addition, a parity bit 50 is disposed in the memory cells of the content addressable memory 30 to provide a better modification of the above circuit. When the data of the memory cell is the damaged address data, the parity bit position digital signal is “1”. When the data of the memory cells is meaningless, the parity bit position digital signal is “0”. The digital signal “1” is disposed on the bit line (A0) corresponding to the parity bit 50. Only when the damaged address data is the same as the DRAM address data, and the digital signal is “1”, the certain match signal is operated. This is to prevent the mistake occurring when the meaningless data is the same as the DRAM address data.
  • [0019]
    In FIG. 3, a preferred embodiment of a DRAM module 180 using a SRAM to replace a damaged DRAM cell is illustrated. When the power is on, a power up pulse is generated. This pulse defines a pulse cycle to pre-store the damaged address data in a damaged address recorder 110. The damaged address recorder 110 comprises an electrically programmable read only memory, an electrically erasable programmable read only memory such as a flash memory, a programmable logic array, or a programmable fuse, for example. The damaged address data is then input to in the content addressable memory 120 by the power up signal. Each damaged address datum comprises a parity bit. The DRAM control logic circuit 130 receives a DRAM address datum from the system bus 160. The DRAM address datum is compared to the damaged address data stored in the content addressable memory 120. When one of the damaged address data is the same as the DRAM address datum, one certain match signal will enable a certain address of the SRAM, and this certain match signal will disable the output enabling signal of the DRAM. The DRAM control logic circuit 130 then receives and outputs a DRAM control signal and a data signal from the system bus 160. After receiving the DRAM control signal, the SRAM 140 can the access the data signal. Since the DRAM 150 output enabling signal has been disabled, the DRAM cannot access the data signal. When the DRAM address datum is different from any of the damaged address data, the certain match signal cannot enable the SRAM. The certain match signal enables the output enabling signal of the DRAM. The DRAM control logic circuit 130 then receives the DRAM control signal and the data signal from the system bus 160 and output these signals. According to the DRAM address data, the DRAM 150 and the received DRAM control signal, the DRAM 150 can thus access the data signal. Since the SRAM 150 is not enabled by the certain match signal, therefore, it cannot access the data signal.
  • [0020]
    In this invention, the content addressable memory 120 is provided to enhance the performance of the non-volatile memory 110 and the system, so that the speed for memory access of the system can be improved. If the speeds of non-volatile memory 110 and the system can be matched with each other, the content addressable memory 120 can be removed from the system, while the comparing function can be performed by the DRAM control logic circuit 130.
  • [0021]
    Using the SRAM to replace the damaged DRAM, the damaged address data can be pre-stored in the non-volatile memory. Via the content addressable memory, the damaged address data is compared to the DRAM address data. If the data are the same, the address of SRAM is used for data access, and the output enabling signal of the DRAM is disabled.
  • [0022]
    Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7719872 *Dec 18, 2006May 18, 2010Semiconductor Energy Laboratory Co., Ltd.Write-once nonvolatile memory with redundancy capability
US7724589Jul 31, 2006May 25, 2010Google Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US7730338Apr 29, 2008Jun 1, 2010Google Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US7761724Apr 29, 2008Jul 20, 2010Google Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8019589Oct 30, 2007Sep 13, 2011Google Inc.Memory apparatus operable to perform a power-saving operation
US8041881Jun 12, 2007Oct 18, 2011Google Inc.Memory device with emulated characteristics
US8055833Dec 15, 2006Nov 8, 2011Google Inc.System and method for increasing capacity, performance, and flexibility of flash storage
US8060774Jun 14, 2007Nov 15, 2011Google Inc.Memory systems and memory modules
US8077535Jul 31, 2006Dec 13, 2011Google Inc.Memory refresh apparatus and method
US8080874Sep 14, 2007Dec 20, 2011Google Inc.Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US8081474Sep 2, 2008Dec 20, 2011Google Inc.Embossed heat spreader
US8089795Feb 5, 2007Jan 3, 2012Google Inc.Memory module with memory stack and interface with enhanced capabilities
US8090897Jun 12, 2007Jan 3, 2012Google Inc.System and method for simulating an aspect of a memory circuit
US8111566Nov 16, 2007Feb 7, 2012Google, Inc.Optimal channel design for memory devices for providing a high-speed memory interface
US8112266Oct 30, 2007Feb 7, 2012Google Inc.Apparatus for simulating an aspect of a memory circuit
US8130560Nov 13, 2007Mar 6, 2012Google Inc.Multi-rank partial width memory modules
US8154935Apr 28, 2010Apr 10, 2012Google Inc.Delaying a signal communicated from a system to at least one of a plurality of memory circuits
US8169233Jun 9, 2010May 1, 2012Google Inc.Programming of DIMM termination resistance values
US8209479Oct 30, 2007Jun 26, 2012Google Inc.Memory circuit system and method
US8244971Oct 30, 2007Aug 14, 2012Google Inc.Memory circuit system and method
US8280714Oct 26, 2006Oct 2, 2012Google Inc.Memory circuit simulation system and method with refresh capabilities
US8327104Nov 13, 2007Dec 4, 2012Google Inc.Adjusting the timing of signals associated with a memory system
US8335894Jul 23, 2009Dec 18, 2012Google Inc.Configurable memory system with interface circuit
US8339832Apr 8, 2010Dec 25, 2012Semiconductor Energy Laboratory Co., Ltd.Write-once nonvolatile memory with redundancy capability
US8340953Oct 26, 2006Dec 25, 2012Google, Inc.Memory circuit simulation with power saving capabilities
US8359187Jul 31, 2006Jan 22, 2013Google Inc.Simulating a different number of memory circuit devices
US8370566Oct 18, 2011Feb 5, 2013Google Inc.System and method for increasing capacity, performance, and flexibility of flash storage
US8386722Jun 23, 2008Feb 26, 2013Google Inc.Stacked DIMM memory interface
US8386833Oct 24, 2011Feb 26, 2013Google Inc.Memory systems and memory modules
US8397013Mar 27, 2008Mar 12, 2013Google Inc.Hybrid memory module
US8438328Feb 14, 2009May 7, 2013Google Inc.Emulation of abstracted DIMMs using abstracted DRAMs
US8446781Mar 2, 2012May 21, 2013Google Inc.Multi-rank partial width memory modules
US8566516Oct 30, 2007Oct 22, 2013Google Inc.Refresh management of memory modules
US8566556Dec 30, 2011Oct 22, 2013Google Inc.Memory module with memory stack and interface with enhanced capabilities
US8582339Jun 28, 2012Nov 12, 2013Google Inc.System including memory stacks
US8595419Jul 13, 2011Nov 26, 2013Google Inc.Memory apparatus operable to perform a power-saving operation
US8601204Jul 13, 2011Dec 3, 2013Google Inc.Simulating a refresh operation latency
US8615679Sep 14, 2012Dec 24, 2013Google Inc.Memory modules with reliability and serviceability functions
US8619452Sep 1, 2006Dec 31, 2013Google Inc.Methods and apparatus of stacking DRAMs
US8631193May 17, 2012Jan 14, 2014Google Inc.Emulation of abstracted DIMMS using abstracted DRAMS
US8631220Sep 13, 2012Jan 14, 2014Google Inc.Adjusting the timing of signals associated with a memory system
US8671244Jul 13, 2011Mar 11, 2014Google Inc.Simulating a memory standard
US8675429Aug 29, 2012Mar 18, 2014Google Inc.Optimal channel design for memory devices for providing a high-speed memory interface
US8705240Sep 14, 2012Apr 22, 2014Google Inc.Embossed heat spreader
US8730670Oct 21, 2011May 20, 2014Google Inc.Embossed heat spreader
US8745321Sep 14, 2012Jun 3, 2014Google Inc.Simulating a memory standard
US8751732Sep 14, 2012Jun 10, 2014Google Inc.System and method for increasing capacity, performance, and flexibility of flash storage
US8760936May 20, 2013Jun 24, 2014Google Inc.Multi-rank partial width memory modules
US8762675Sep 14, 2012Jun 24, 2014Google Inc.Memory system for synchronous data transmission
US8796830Sep 1, 2006Aug 5, 2014Google Inc.Stackable low-profile lead frame package
US8797779Sep 14, 2012Aug 5, 2014Google Inc.Memory module with memory stack and interface with enhanced capabilites
US8811065Sep 14, 2012Aug 19, 2014Google Inc.Performing error detection on DRAMs
US8819356Sep 14, 2012Aug 26, 2014Google Inc.Configurable multirank memory system with interface circuit
US8868829Feb 6, 2012Oct 21, 2014Google Inc.Memory circuit system and method
US8972673Sep 14, 2012Mar 3, 2015Google Inc.Power management of memory circuits by virtual memory simulation
US8977806Sep 15, 2012Mar 10, 2015Google Inc.Hybrid memory module
US9047976Oct 26, 2006Jun 2, 2015Google Inc.Combined signal delay and power saving for use with a plurality of memory circuits
US9171585Nov 26, 2013Oct 27, 2015Google Inc.Configurable memory circuit system and method
US9507739Oct 26, 2015Nov 29, 2016Google Inc.Configurable memory circuit system and method
US20070058410 *Sep 1, 2006Mar 15, 2007Rajan Suresh NMethods and apparatus of stacking DRAMs
US20070147129 *Dec 18, 2006Jun 28, 2007Semiconductor Energy Laboratory Co., Ltd.Nonvolatile memory and writing method thereof, and semiconductor device
US20080025108 *Jul 31, 2006Jan 31, 2008Metaram, Inc.System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US20080025123 *Sep 20, 2006Jan 31, 2008Metaram, Inc.Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US20080025124 *Sep 20, 2006Jan 31, 2008Metaram, Inc.Interface circuit system and method for performing power management operations utilizing power management signals
US20080025125 *Sep 20, 2006Jan 31, 2008Metaram, Inc.Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US20100195367 *Apr 8, 2010Aug 5, 2010Semiconductor Energy Laboratory Co., Ltd.Nonvolatile memory and writing method thereof, and semiconductor device
Classifications
U.S. Classification365/200, 365/185.33, 365/189.07, 365/154
International ClassificationG11C29/00, G11C15/00, G11C11/408
Cooperative ClassificationG11C15/00, G11C29/846, G11C29/70, G11C11/408, G11C29/789
European ClassificationG11C29/70, G11C29/846, G11C29/789, G11C15/00, G11C11/408
Legal Events
DateCodeEventDescription
Mar 1, 2006REMIMaintenance fee reminder mailed
Aug 14, 2006LAPSLapse for failure to pay maintenance fees
Oct 10, 2006FPExpired due to failure to pay maintenance fee
Effective date: 20060813